Lecture17FlipFlops.ppt-OhioUniversity.pptVIP

  • 3
  • 0
  • 约1.95千字
  • 约 23页
  • 2016-09-07 发布于天津
  • 举报
Lecture17FlipFlops.ppt-OhioUniversity.ppt

Flip Flops Clock Signal Sequential logic circuits have memory Output is a function of input and present state Sequential circuits are synchronized by a periodic “clock” signal Clock Signal generator Clock signals can be generated using odd number of inverters Flip Flop A basic sequential circuit is a flip-flop Flip-flop has two stable states of complementary output values SR Flip Flop SR (set-reset) flip-flop based on two nor gates SR Flip Flop Noise Reduction in SR Flip Flop SR flip flop can reduce a switching noise When switch is pulled down some oscillations may occur at B They will be

文档评论(0)

1亿VIP精品文档

相关文档