模拟电路第二章PPT.ppt

  1. 1、本文档共25页,可阅读全部内容。
  2. 2、原创力文档(book118)网站文档一经付费(服务费),不意味着购买了该文档的版权,仅供个人/单位学习、研究之用,不得用于商业用途,未经授权,严禁复制、发行、汇编、翻译或者网络传播等,侵权必究。
  3. 3、本站所有内容均由合作方或网友上传,本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺!文档内容仅供研究参考,付费前请自行鉴别。如您付费,意味着您自己接受本站规则且自行承担风险,本站不退款、不进行额外附加服务;查看《如何避免下载的几个坑》。如果您已付费下载过本站文档,您可以点击 这里二次下载
  4. 4、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等,请点击“版权申诉”(推荐),也可以打举报电话:400-050-0827(电话支持时间:9:00-18:30)。
查看更多
模拟电路第二章PPT

DME, GDUT * Department of Microelectronics Guangdong University of Technology Lecture 2: Basic MOS Device Physics Dr. Liu Yuan Liuyuan@gdut.edu.cn Design of Analog CMOS Integrated Circuits DME, GDUT * Outline Introduction MOS Structure MOS I-V Characteristics Second-order Effects MOS Small Signal Model Design of Analog CMOS Integrated Circuits DME, GDUT * 2.1 Introduction In this chapter, we study the physics of MOSFETs at an elementary level, covering the bare minimum that is necessary for basic analog design. We begin our study with the structure of MOS transistors and derive their I-V characteristics. Next, we describe second-order effects such as body effect, channel length modulation and subthreshold conduction. In the last, we derive a small signal model. Design of Analog CMOS Integrated Circuits DME, GDUT * 2.2.1 MOS structure Fabricated on a p-type substrate (bulk or body), the device consists of two heavily doped n regions (source and drain), a heavily-doped piece of polysilicon (gate) and a thin layer of silicon dioxide (gate oxide). The structure is symmetric with respect to S and D. Source is defined as the terminal that provides the charge carriers and drain as the terminal that collects them. The source and drain may exchange roles as the voltage varied. LD is the amount of side diffusion, Ldrawn is the total length of gate, Leff is the effective length which is equal to Leff=Ldrawn-2LD. Design of Analog CMOS Integrated Circuits DME, GDUT * 2.2.2 MOS symbols The substrate is denoted by “B” (bulk) rather than “S” to avoid confusion with the source. The source is positioned on top as a visual aid because it has a higher potential than its gate. The bulk terminal of NMOS and PMOS are always tied to ground and Vdd, we usually omit these connections in drawing. Design of Analog CMOS Integrated Circuits DME, GDUT * 2.3 MOS I-V characteristics Threshold voltage Derivation of I-V characteristics Design of Analog CMOS Integrated Circuits DME, GDUT * 2

文档评论(0)

saa9099 + 关注
实名认证
内容提供者

该用户很懒,什么也没介绍

1亿VIP精品文档

相关文档