2013重庆大学专业英语复习资料2013重庆大学专业英语复习资料.doc

2013重庆大学专业英语复习资料2013重庆大学专业英语复习资料.doc

  1. 1、本文档共5页,可阅读全部内容。
  2. 2、原创力文档(book118)网站文档一经付费(服务费),不意味着购买了该文档的版权,仅供个人/单位学习、研究之用,不得用于商业用途,未经授权,严禁复制、发行、汇编、翻译或者网络传播等,侵权必究。
  3. 3、本站所有内容均由合作方或网友上传,本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺!文档内容仅供研究参考,付费前请自行鉴别。如您付费,意味着您自己接受本站规则且自行承担风险,本站不退款、不进行额外附加服务;查看《如何避免下载的几个坑》。如果您已付费下载过本站文档,您可以点击 这里二次下载
  4. 4、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等,请点击“版权申诉”(推荐),也可以打举报电话:400-050-0827(电话支持时间:9:00-18:30)。
查看更多
2013重庆大学专业英语复习资料2013重庆大学专业英语复习资料

研究生专业英语复习资料 (2013年秋季) 第一部分 词汇部分(20分) 英译汉(每小题0.5分,共10分) ultraviolet light pattern recognition photonics digital signal processing oscilloscope gyroscope magnetorheological fluid convolution data acquisition signal-to-noise ratio fast Fourier transform system-on-chip long-period grating machine vision passive feedback spectroscopy multiplexing resolution ad hoc state-of-the-art open-loop system amplifier analog-to-digital converter resistance capacitance detector infrared normal distribution focal length fuzzy logic 汉译英(每小题1分,共5分) 光学 虚拟仪器 人工智能 滤波器 数字信号处理器 传感器 光纤 阈值 带宽 归一化、规范化 写出英语全称(每小题1分,共5分) LED CCD CMOS MEMS IC PCB CRT FPGA CPLD DCT 第二部分 翻译部分(50分) 英译汉(每小题5分,共20分) A field-programmable gate array (FPGA) is an integrated circuit designed to be configured by the customer or designer after manufacturing -- hence “field-programmable”. The FPGA configuration is generally specified using a hardware description language (HDL), similar to that used for an application-specific integrated circuit (ASIC) (circuit diagrams were previously used to specify the configuration, as they were for ASICs, but this is increasingly rare). FPGAs can be used to implement any logical function that an ASIC could perform. The ability to update the functionality after shipping, partial re-configuration of the portion of the design and the low non-recurring engineering costs relative to an ASIC design (notwithstanding the generally higher unit cost), offer advantages for many applications. (From Wikipedia) DM6467T has several means of managing power consumption. There is extensive use of clock gating, which reduces the power used by global device clocks and individual peripheral clocks. Clock management can be utilized to reduce clock frequencies in order to reduce switching power. For more details on power management techniques, see Section 4, Device Configurations, Section 7, Peripheral and Electrical Specifications, and see the TMS320DM646x DMSoC ARM Subsystem Reference Guide (liter

文档评论(0)

cduutang + 关注
实名认证
内容提供者

该用户很懒,什么也没介绍

1亿VIP精品文档

相关文档