[Atheros]A single-chip dual-band tri-mode CMOS transceiver for IEEE 802.11abg WLAN.pdfVIP

下载本文档

6
0
约1.14万字
约 10页
2017-04-05 发布于江苏
举报
版权申诉

[Atheros]A single-chip dual-band tri-mode CMOS transceiver for IEEE 802.11abg WLAN.pdf

1、原创力文档（book118）网站文档一经付费（服务费），不意味着购买了该文档的版权，仅供个人/单位学习、研究之用，不得用于商业用途，未经授权，严禁复制、发行、汇编、翻译或者网络传播等，侵权必究。。
2、本站所有内容均由合作方或网友上传，本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺！文档内容仅供研究参考，付费前请自行鉴别。如您付费，意味着您自己接受本站规则且自行承担风险，本站不退款、不进行额外附加服务；查看《如何避免下载的几个坑》。如果您已付费下载过本站文档，您可以点击这里二次下载。
3、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等，请点击“版权申诉”（推荐），也可以打举报电话：400-050-0827(电话支持时间：9:00-18:30)。
4、该文档为VIP文档，如果想要下载，成为VIP会员后，下载免费。
5、成为VIP后，下载本文档将扣除1次下载权益。下载后，不支持退款、换文档。如有疑问请联系我们。
6、成为VIP后，您将拥有八大权益，权益包括：VIP文档下载权益、阅读免打扰、文档格式转换、高级专利检索、专属身份标志、高级客服、多端互通、版权登记。
7、VIP文档为合作方或网友上传，每下载1次，网站将根据用户上传文档的质量评分、类型等，对文档贡献者给予高额补贴、流量扶持。如果你也想贡献VIP文档。上传文档

[Atheros]A single-chip dual-band tri-mode CMOS transceiver for IEEE 802.11abg WLAN

? 2004 IEEE International Solid-State Circuits Conference 0-7803-8267-6/$17.00 ?2004 IEEE ISSCC 2004 / SESSION 5 / WLAN TRANSCEIVERS / 5.4 5.4 A Single-Chip Dual-Band Tri-Mode CMOS Transceiver for IEEE 802.11a/b/g WLAN Masoud Zargari, Steve Jen, Brian Kaczynski, Meelan Lee, Michael Mack, Srenik Mehta, Sunetra Mendis, Keith Onodera, Hirad Samavati, Weimin Si, Kalwant Singh, Ali Tabatabaei1, Manolis Terrovitis, David Weber, David Su, Bruce Wooley2 Atheros Communications, Sunnyvale, CA 1IRF Semiconductor, Cupertino, CA 2Stanford University, Stanford, CA The proliferation of multiple WLAN standards in the past few years has created the need for integrated low-cost multi-mode, multi-band transceivers. This paper describes a single-chip dual- band tri-mode CMOS transceiver that supports the IEEE 802.11a/b/g WLAN standards. The transceiver, which operates in both 2.4 and 5GHz unlicensed frequency bands, has fully inte- grated transmit and receive chains including on-chip baseband gm-C filters, synthesizer loop filters, and VCOs. The dual-band design relies heavily on reusing circuit blocks between different modes of operation so as to reduce the overall die size. Shown in Fig. 5.4.1 is the block diagram of the transceiver. It con- sists of both 2.4GHz and 5GHz transmit and receive chains, and two frequency synthesizers. The two transmit and receive chains share common sets of circuit blocks at the intermediate frequency (IF) and the baseband as well as a common frequency synthesizer for channel selection. In the 5GHz mode, the transceiver uses a dual conversion architecture with the local oscillators (LOs) running at 2fRF/3 and fRF/3 respectively, producing a sliding IF centered at 1.8GHz. This frequency plan provides a large separation between the LOs and the RF that avoids the problem of LO pulling in the transmitter and eliminates the need for image-reject filters in the receiver [1]. The 2.4GHz operation mode uses the same 1.8GHz IF. However, the frequency conver