0_In_CDC_Seminar_2_30NOV06_pdf.pdf

下载文档 降价啦

125
0
约1.72万字
约 46页
2017-04-11 发布于江苏
举报
版权申诉
保障服务

0_In_CDC_Seminar_2_30NOV06_pdf.pdf

1、本文档共46页，可阅读全部内容。
2、原创力文档（book118）网站文档一经付费（服务费），不意味着购买了该文档的版权，仅供个人/单位学习、研究之用，不得用于商业用途，未经授权，严禁复制、发行、汇编、翻译或者网络传播等，侵权必究。
3、本站所有内容均由合作方或网友上传，本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺！文档内容仅供研究参考，付费前请自行鉴别。如您付费，意味着您自己接受本站规则且自行承担风险，本站不退款、不进行额外附加服务；查看《如何避免下载的几个坑》。如果您已付费下载过本站文档，您可以点击这里二次下载。
4、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等，请点击“版权申诉”（推荐），也可以打举报电话：400-050-0827(电话支持时间：9:00-18:30)。

0_In_CDC_Seminar_2_30NOV06_pdf

Eliminate Clock-Domain Crossing Errors in RTL with “0-In CDC” Kevin Edwards European Product Specialist 0-In CDC Verification 2 Agenda Introduction Structural Verification Protocol Verification Reconvergence Verification Coverage and Methodology Summary and QA 0-In CDC Verification 3 Exploding Complexity Design Trends from 2000 to 2006* IC/ASIC Designs Requiring Re-Spins by Type of Flaw 75% 71% 0% 20% 40% 60% 80% 100% Other Firmware IR Drops Power Consumption Mixed-Signal Interface Slow Path Delays/Glitches Yield/Reliability Fast Path Tuning Analog Circuit Clocking Logic/Functional Percent of Designs Requiring Two or More Silicon Spins 2002 Market Study 2004 Market Study Design continue to grow, but not schedules — Synthesizable gates: 1.1 to 7.0M — Length of design cycle: 18 to 18 months Interface complexity expands — I/O pins: 215 to 380 Reuse is happening — Percent of reused logic: ~25 to 50% Speed, and number, of clocks increases — Fastest on-chip clock: 200 to 500MHZ — Number of clock-domains: 5 to 15 * Based on data from the Collett International 2004 FV Survey 0-In CDC Verification 4 Clock-Domain Crossings Incorrect handling of Clock-Domain Crossing (CDC) signals is the 2nd major cause of re-spins Traditional verification techniques do not work for CDC signals CDC problems are subtle, will occur in hardware, and are complex to debug Mentors 0-In CDC automates CDC verification, significantly reducing the risk of CDC related silicon re-spins t r -I t t rifi ti , i ifi tl r i t ri f r l t ili r - i 0-In CDC Verification 5 When an signal between two asynchronous domains violates setup or hold time, output may go metastable — Sits at an intermediate voltage then settles “randomly” Every type of storage element is susceptible to metastability — Its just a matter of time… Why Are CDC Signals a Problem DFF D CLK C CLK D Q din tff MTBF clk ×× = 1 fclk = Clock Frequency fin = Input Signal Frequency td = duration of cri