FunState—An Internal Design Representation for Codesign,” in.pdfVIP

下载本文档

1
0
约5.4万字
约 8页
2017-04-13 发布于江苏
举报
版权申诉

FunState—An Internal Design Representation for Codesign,” in.pdf

1、本文档共8页，可阅读全部内容。
2、原创力文档（book118）网站文档一经付费（服务费），不意味着购买了该文档的版权，仅供个人/单位学习、研究之用，不得用于商业用途，未经授权，严禁复制、发行、汇编、翻译或者网络传播等，侵权必究。
3、本站所有内容均由合作方或网友上传，本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺！文档内容仅供研究参考，付费前请自行鉴别。如您付费，意味着您自己接受本站规则且自行承担风险，本站不退款、不进行额外附加服务；查看《如何避免下载的几个坑》。如果您已付费下载过本站文档，您可以点击这里二次下载。
4、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等，请点击“版权申诉”（推荐），也可以打举报电话：400-050-0827(电话支持时间：9:00-18:30)。
5、该文档为VIP文档，如果想要下载，成为VIP会员后，下载免费。
6、成为VIP后，下载本文档将扣除1次下载权益。下载后，不支持退款、换文档。如有疑问请联系我们。
7、成为VIP后，您将拥有八大权益，权益包括：VIP文档下载权益、阅读免打扰、文档格式转换、高级专利检索、专属身份标志、高级客服、多端互通、版权登记。
8、VIP文档为合作方或网友上传，每下载1次，网站将根据用户上传文档的质量评分、类型等，对文档贡献者给予高额补贴、流量扶持。如果你也想贡献VIP文档。上传文档

FunState—An Internal Design Representation for Codesign,” in

FunState—An Internal Design Representation for Codesign L. Thiele and K. Strehl Computer Engineering and Networks Lab (TIK) Swiss Federal Institute of Technology (ETH) Zurich, Switzerland D. Ziegenbein and R. Ernst Institute of Computer Engineering (IDA) Technical University of Braunschweig Braunschweig, Germany J. Teich Computer Engineering Lab (DATE) University of Paderborn Paderborn, Germany Abstract In this paper, an internal design model called FunState (functions driven by state machines) is presented that enables the representation of different types of system components and scheduling mechanisms using a mixture of functional programming and state machines. It is shown here how properties relevant for scheduling and ver- ification of specification models like boolean dataflow, cyclostatic dataflow, synchronous dataflow, marked graphs, and communicat- ing state machines as well as Petri nets may be represented in the FunState model. Examples of methods suited for FunState are de- scribed, such as scheduling and verification. They are based on the representation of the model’s state transitions in form of a periodic graph. 1 Introduction In the design of complex embedded systems, the specification of the functional and timing behavior necessitates a mixture of different basic models of computation and communication which come from transformative or reactive domains. On the other hand, we are faced with an increasing heterogeneity in the implementation. This heterogeneity caused a broad range of allocation, binding, and scheduling policies in hardware and software implementations. Recently, a methodology has been designed to deal with the mod- eling problem of complex embedded systems for the purpose of scheduling [38, 39]. This model called SPI (System Property Inter- vals) is a formal design representation internal to a design system. It combines the representation of communicating processes with corre- lated operation modes, the representation of non-determin