- 1、原创力文档(book118)网站文档一经付费(服务费),不意味着购买了该文档的版权,仅供个人/单位学习、研究之用,不得用于商业用途,未经授权,严禁复制、发行、汇编、翻译或者网络传播等,侵权必究。。
- 2、本站所有内容均由合作方或网友上传,本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺!文档内容仅供研究参考,付费前请自行鉴别。如您付费,意味着您自己接受本站规则且自行承担风险,本站不退款、不进行额外附加服务;查看《如何避免下载的几个坑》。如果您已付费下载过本站文档,您可以点击 这里二次下载。
- 3、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等,请点击“版权申诉”(推荐),也可以打举报电话:400-050-0827(电话支持时间:9:00-18:30)。
查看更多
Multi-core architectures - University of Southern ….ppt
Multi-core architectures;Single-core computer;Single-core CPU chip;Multi-core architectures;Multi-core CPU chip;The cores run in parallel;Within each core, threads are time-sliced (just like on a uniprocessor);Interaction with theOperating System;Why multi-core ?;Instruction-level parallelism;Thread-level parallelism (TLP);General context: Multiprocessors;Multiprocessor memory types;Multi-core processor is a special kind of a multiprocessor:All processors are on the same chip;What applications benefit from multi-core?;More examples;A technique complementary to multi-core:Simultaneous multithreading ;Simultaneous multithreading (SMT);BTB and I-TLB;Without SMT, only a single thread can run at any given time;SMT processor: both threads can run concurrently;But: Can’t simultaneously use the same functional unit;SMT not a “true” parallel processor;Multi-core: threads can run on separate cores;BTB and I-TLB;Combining Multi-core and SMT;SMT Dual-core: all four threads can run concurrently;Comparison: multi-core vs SMT;Comparison: multi-core vs SMT;The memory hierarchy;“Fish” machines;Designs with private L2 caches;Private vs shared caches?;Private vs shared caches;The cache coherence problem;The cache coherence problem;The cache coherence problem;The cache coherence problem;The cache coherence problem;The cache coherence problem;Solutions for cache coherence;Inter-core bus;Invalidation protocol with snooping;The cache coherence problem;The cache coherence problem;The cache coherence problem;The cache coherence problem;Alternative to invalidate protocol: update protocol;Which do you think is better? Invalidation or update?;Invalidation vs update;Invalidation protocols;Programming for multi-core;Thread safety very important;However: Need to use synchronization even if only time-slicing on a uniprocessor;Need to use synchronization even if only time-slicing on a uniprocessor;Assigning threads to the cores;Affinity masks are bit vectors;Affinity masks when multi-core an
您可能关注的文档
- Hive实战 - 中国存储--中国存储门户网站,中国最大的存储资 ….ppt
- HMM词性标注 - 网站首页-南京大学科技处.ppt
- HNC理论概要 - 北京师范大学.ppt
- How to use this template - 贵州产业投资集团.ppt
- HPC Workshop – University of Kentucky May 9, 2007 – ….ppt
- Huawei A&S e-Education Solution Overview - 中国智慧 ….ppt
- Human Resources in Health Care - University of ….ppt
- IAASB - 欢迎您访问中国注册会计师协会网站!.ppt
- IBM HRL template - 广电小区宽带认证计费系统设备 电信 ....ppt
- IBM Tivoli运维管理产品介绍 - 中国存储--中国存储门户网 ….ppt
- Multisim - 河海大学能源与电气学院.doc
- NAME OF PRESENTATION - 南台科技大學知識分享平台 ....ppt
- Nash均衡的精细化.ppt
- Netopt, Chapter 1a - 数学建模学习资源网站.ppt
- Network Server Performance and Scalability - Rice ….ppt
- NETWORK SIMULATION REVIEW - 龙星计划.ppt
- New PowerPoint Template - 中国信息安全测评中心.ppt
- NGB骨干网建设方案.ppt
- No Slide Title - 365心血管网.ppt
- No Slide Title - TWSE 臺灣證券交易所.ppt
文档评论(0)