网站大量收购独家精品文档,联系QQ:2885784924

AD9850的使用含源代码(国外英文资料).doc

  1. 1、本文档共43页,可阅读全部内容。
  2. 2、原创力文档(book118)网站文档一经付费(服务费),不意味着购买了该文档的版权,仅供个人/单位学习、研究之用,不得用于商业用途,未经授权,严禁复制、发行、汇编、翻译或者网络传播等,侵权必究。
  3. 3、本站所有内容均由合作方或网友上传,本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺!文档内容仅供研究参考,付费前请自行鉴别。如您付费,意味着您自己接受本站规则且自行承担风险,本站不退款、不进行额外附加服务;查看《如何避免下载的几个坑》。如果您已付费下载过本站文档,您可以点击 这里二次下载
  4. 4、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等,请点击“版权申诉”(推荐),也可以打举报电话:400-050-0827(电话支持时间:9:00-18:30)。
查看更多
AD9850的使用含源代码(国外英文资料)

AD9850的使用含源代码(国外英文资料) DIY 1z signal generator, DDS chip AD9850 using [replication link] To understand the AD9850 With the rapid development of digital technology, digital control method from a reference frequency source to produce a variety of frequency technology, namely direct digital frequency synthesis (DDS) technology boom. AD9850, a highly integrated frequency synthesizer launched by AD, is one of the typical products of DDS technology. First to locust CMOS technology on AD9850, its power consumption is only 155 mw when 3.3 V power supply, expand the industrial temperature range for - 40 ~ 80 ℃, with 28 feet SSOP surface encapsulation. The pins of the AD9850 are shown in figure 1, and figure 2 is the block diagram. Figure 2 is a full programmable DDS system in the middle of the middle layer, which contains the main components of AD9850. The AD9850 includes programmable DDS systems and high speed comparators, which enable the frequency synthesis of full digital programming control. The core of the programmable DDS system is the phase accumulator, which consists of a plus and an n-bit phase register, usually 24 to 32. For each external reference clock, the phase register takes the step length of M. The output of the phase register can be entered into the sinusoidal query table address by adding the phase control words. Sine the margin of digital information query table contains a sine wave period, each address corresponding to 0 ° ~ 360 ° sine wave of a phase. The query table maps the phase information of the input address to a sinusoidal amplitude signal, and then drives the DAC to output the schema. Phase register every 2 n/M after the external reference clock to return to the initial state, phase to sine lookup table for each cycle also consumer goods back to the initial position, so that the whole DDS system output a sine wave. The output sine wave cycle To = Tc2N/M, frequency fout = Mfc / 2N, Tc and fc is the period and frequency of external refer

文档评论(0)

f8r9t5c + 关注
实名认证
内容提供者

该用户很懒,什么也没介绍

版权声明书
用户编号:8000054077000003

1亿VIP精品文档

相关文档