- 1、本文档共25页,可阅读全部内容。
- 2、原创力文档(book118)网站文档一经付费(服务费),不意味着购买了该文档的版权,仅供个人/单位学习、研究之用,不得用于商业用途,未经授权,严禁复制、发行、汇编、翻译或者网络传播等,侵权必究。
- 3、本站所有内容均由合作方或网友上传,本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺!文档内容仅供研究参考,付费前请自行鉴别。如您付费,意味着您自己接受本站规则且自行承担风险,本站不退款、不进行额外附加服务;查看《如何避免下载的几个坑》。如果您已付费下载过本站文档,您可以点击 这里二次下载。
- 4、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等,请点击“版权申诉”(推荐),也可以打举报电话:400-050-0827(电话支持时间:9:00-18:30)。
查看更多
数字电子(国外英文资料)
数字电子(国外英文资料)
Center for digital electronic technology, zhongnan university information institute
Exam question (110 minutes) (first set)
1, fill in the blanks: (1 point, 15 points)
1. The two standard forms of logic function () (), respectively.
The result of 1 in 2004 is ().
3. The structure of the semiconductor memory mainly contains three parts, respectively is () () ().
4.8 bit D/A converters when the number isto 5v. If only the lowest level is high level, the output voltage is () v; When the input is the output voltage is () v.
5. Successive approximation model and double integral type two kinds of A/D converter, (), strong anti-jamming capability, () the transformation of the speed.
In the three circuits of the 555 timer, () and () are the shaping circuits of the pulse.
7. Compared with PAL, GAL device has a programmable output structure, it is through the study of the programming to set the () of () to the working mode of implementation, and with (the) process structures, can repeat programming, make its versatility is good, use more convenient and flexible.
Two, according to the requirements: (15 points)
The logical function, P = AB + AC, is written as either an expression or a non-form expression, and a collector opens the door.
The circuit is composed of the CMOS gate circuit, the expression of P and Q, and the P and Q waveforms corresponding to A, B, C.
The circuit of F1 and F2 is presented in this paper, and the logic function of the circuit is explained. The device used in the diagram is 8 choose 1 data selector 74LS151.
(10)
Four, design a decimal number four round to the circuit (adopt 8421BCD code). Only one output is set, and the logical circuit diagram for the simplest and non-gate implementation is drawn.
(15 points)
5, the waveform of the known circuit and CP and A is shown in figure 5 (A) (b). The initial state of the trigger is 0, and the waveform of the output terminal b and C is drawn.
(8)
B
C
The form of a circuit, which
文档评论(0)