FPGA与CPLD的区别(国外英语资料).docVIP

  1. 1、原创力文档(book118)网站文档一经付费(服务费),不意味着购买了该文档的版权,仅供个人/单位学习、研究之用,不得用于商业用途,未经授权,严禁复制、发行、汇编、翻译或者网络传播等,侵权必究。。
  2. 2、本站所有内容均由合作方或网友上传,本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺!文档内容仅供研究参考,付费前请自行鉴别。如您付费,意味着您自己接受本站规则且自行承担风险,本站不退款、不进行额外附加服务;查看《如何避免下载的几个坑》。如果您已付费下载过本站文档,您可以点击 这里二次下载
  3. 3、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等,请点击“版权申诉”(推荐),也可以打举报电话:400-050-0827(电话支持时间:9:00-18:30)。
  4. 4、该文档为VIP文档,如果想要下载,成为VIP会员后,下载免费。
  5. 5、成为VIP后,下载本文档将扣除1次下载权益。下载后,不支持退款、换文档。如有疑问请联系我们
  6. 6、成为VIP后,您将拥有八大权益,权益包括:VIP文档下载权益、阅读免打扰、文档格式转换、高级专利检索、专属身份标志、高级客服、多端互通、版权登记。
  7. 7、VIP文档为合作方或网友上传,每下载1次, 网站将根据用户上传文档的质量评分、类型等,对文档贡献者给予高额补贴、流量扶持。如果你也想贡献VIP文档。上传文档
查看更多
FPGA与CPLD的区别(国外英语资料)

FPGA与CPLD的区别(国外英语资料) The difference between FPGA and CPLD:) Comparison of the brand system: Although the brand FPGA and CPLD are programmable (ASIC (Application Specific Integrated Circuit) is a special integrated circuit device), there are many common points, but because of the difference of CPLD and FPGA on the structure, have their own characteristics: The brand of CPLD is more suitable for the completion of a variety of algorithms and combinational logic, FPGA is more suitable for complete temporal logic. In other words, FPGA is better suited to trigger rich structures, CPLD is more suitable for the structure of finite but abundant product of flip flops. Continuous improving the CPLD wiring structure determines its timing delay is uniform and predictable, and the segmented wiring structure of FPGA determines the delay is unpredictable. Which was the programming in FPGA has greater flexibility than CPLD. CPLD has fixed even by modifying the logic function of a circuit to FPGA programming, mainly through changing the internal wiring connection programming; programmable logic gates in FPGA, while the CPLD is programmed in the logic block. Which was the integration level of FPGA is higher than CPLD, with more complex logic and wiring structure. Which was the more convenient to use than FPGA CPLD. CPLD programming using E2PROM or FAST FLASH technology, no external memory chip, easy to use. The programming information of FPGA needs to be stored on external memory, and the method of use is complicated. Which was CPLD faster than FPGA, and has a larger time predictability. This is because FPGA is gate level programming, and CLB uses distributed interconnection, and CPLD is logic block level programming, and the connectivity between its logical blocks is lumped. The brand in programming mode, CPLD is E2PROM or FLASH programming based on the programming times of up to 10 thousand times, the power system has the advantages of programming information is not lost. CPLD can

文档评论(0)

f8r9t5c + 关注
实名认证
文档贡献者

该用户很懒,什么也没介绍

版权声明书
用户编号:8000054077000003

1亿VIP精品文档

相关文档