电子系统设计与仿真-第2节-集成电路1-2014.ppt

电子系统设计与仿真-第2节-集成电路1-2014.ppt

  1. 1、本文档共56页,可阅读全部内容。
  2. 2、原创力文档(book118)网站文档一经付费(服务费),不意味着购买了该文档的版权,仅供个人/单位学习、研究之用,不得用于商业用途,未经授权,严禁复制、发行、汇编、翻译或者网络传播等,侵权必究。
  3. 3、本站所有内容均由合作方或网友上传,本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺!文档内容仅供研究参考,付费前请自行鉴别。如您付费,意味着您自己接受本站规则且自行承担风险,本站不退款、不进行额外附加服务;查看《如何避免下载的几个坑》。如果您已付费下载过本站文档,您可以点击 这里二次下载
  4. 4、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等,请点击“版权申诉”(推荐),也可以打举报电话:400-050-0827(电话支持时间:9:00-18:30)。
查看更多
电子系统设计与仿真-第2节-集成电路1-2014

电子系统设计与仿真 第2节-集成电路技术 Department of Computer Engineering Kasetsart University 1、Why build integrated Circuit? IC Technology driving the whole innovative(革新) devices and systems which effected the way we live. ICs are much smaller. consume less power than discrete component. easier to design and manufacture. more reliable than discrete system. can design more complex system. The advantageous of digital ICs over the discrete components (1/2) Size much smaller both transistor and wires. leads to smaller parasitic resistances, capacitances and inductances Speed communication within the chips are much faster than between a chips on PCB. High speed of circuits on-chip due to smaller size. The advantageous of digital ICs over the discrete components (2/2) Power Consumption Logic operation within the chip consumes much less power. smaller size - smaller parasitic capacitances and resistance - require less power to drive the circuit. 2、集成电路的分类 Full-custom ASICs (1/3) Engineers design some or all of the logic cells, circuits, or layout specifically for one ASIC Full-custom ICs are the most expensive to manufacture and to design Manufacturing lead time (the time it takes just to make an IC – not including design time) is typically 8 weeks Full-custom ASICs (2/3) When does it make sense?(何时做此事比较有意义) there are no suitable existing cell libraries available existing logic cells are not fast enough logic cells are not small enough logic cells consume too much power ASIC is so specialized that some circuits must be custom designed Trends: fewer and fewer full-custom ICs are being designed (excluding mixed analog/digital ASICs) Full Custom Design (3/3) Standard-Cell-Based ASICs (1/4) Cell-Based ASIC (CBIC) uses predesigned cells (AND, OR gates, multiplexers, flip-flops, ...) Standard-cell areas are built of rows of standard cells Standard-cell areas can be used in combination with larger predesigned cells (microcontrollers, or even microprocessors), known as megacells Standard

文档评论(0)

dajuhyy + 关注
实名认证
内容提供者

该用户很懒,什么也没介绍

1亿VIP精品文档

相关文档