第四章外围硬件电路(Chapter iv peripheral hardware circuit).docVIP

第四章外围硬件电路(Chapter iv peripheral hardware circuit).doc

  1. 1、原创力文档(book118)网站文档一经付费(服务费),不意味着购买了该文档的版权,仅供个人/单位学习、研究之用,不得用于商业用途,未经授权,严禁复制、发行、汇编、翻译或者网络传播等,侵权必究。。
  2. 2、本站所有内容均由合作方或网友上传,本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺!文档内容仅供研究参考,付费前请自行鉴别。如您付费,意味着您自己接受本站规则且自行承担风险,本站不退款、不进行额外附加服务;查看《如何避免下载的几个坑》。如果您已付费下载过本站文档,您可以点击 这里二次下载
  3. 3、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等,请点击“版权申诉”(推荐),也可以打举报电话:400-050-0827(电话支持时间:9:00-18:30)。
  4. 4、该文档为VIP文档,如果想要下载,成为VIP会员后,下载免费。
  5. 5、成为VIP后,下载本文档将扣除1次下载权益。下载后,不支持退款、换文档。如有疑问请联系我们
  6. 6、成为VIP后,您将拥有八大权益,权益包括:VIP文档下载权益、阅读免打扰、文档格式转换、高级专利检索、专属身份标志、高级客服、多端互通、版权登记。
  7. 7、VIP文档为合作方或网友上传,每下载1次, 网站将根据用户上传文档的质量评分、类型等,对文档贡献者给予高额补贴、流量扶持。如果你也想贡献VIP文档。上传文档
查看更多
第四章外围硬件电路(Chapter iv peripheral hardware circuit)

第四章外围硬件电路(Chapter iv peripheral hardware circuit) This article is contributed by plostar PDF documents may have a poor browsing experience at the WAP end. It is recommended that you choose TXT, or download the source file to the native view. Masters thesis of sichuan university Chapter iv peripheral hardware circuit According to the design requirements, the hardware system of this experimental circuit consists of four parts, namely: power supply system, FPGA and its configuration system, data communication system and interface circuit. 4.1 power supply system 4.1.1 operating conditions of FPGA . The Cyclone series FPGA supports various types of interface voltages. Table 4.1 lists the type core The main I, 0 standard and operating voltage of the chip. Table 4.1 part I / 0 standard of CycIone series FPGA The FPGA is produced by Im. It is provided to external high voltage transistor switch to control the fast and high pressure Produce the high voltage pulse. Of Cyclone FPGA series I Ⅵ Ⅵ level specifications as shown in table 4.2. Series of Cyclone FPGA is block structure, internal power supply system is separate. So, in its different parts have different version for different voltage levels, the internal voltage standard as shown in table 4.3. From the above tables, we can see that in order to be compatible with the level of the external circuit of FPGA, we choose 3.3 V In the whole circuit board data communication, we use FPGA to connect with AT89C2051 single chip microcomputer, however Iym, the standard operating standard, should provide an internal nuclear power with a typical value of 1.5v for FPGA Corporation Pressure. In order to ensure the accuracy of voltage requirements, we have adopted the National Semiconductor company integrated regulated power supply based on PWM switch LM2575 - ADJ device. Masters thesis of sichuan university Table 4.2 l VTll level standard Table 4.3 Cyclone internal operating voltage standard 4.1.2 lm2575-adj integrated power supply PM,

您可能关注的文档

文档评论(0)

f8r9t5c + 关注
实名认证
文档贡献者

该用户很懒,什么也没介绍

版权声明书
用户编号:8000054077000003

1亿VIP精品文档

相关文档