fpga设计实用经验(Practical experience in FPGA design).docVIP

  • 3
  • 0
  • 约 8页
  • 2017-07-24 发布于河南
  • 举报

fpga设计实用经验(Practical experience in FPGA design).doc

fpga设计实用经验(Practical experience in FPGA design)

fpga设计实用经验(Practical experience in FPGA design) [experience] summarizes the practical experience of FPGA design 1, the state machine problems, try not to write too large state machine, preferring to use some small state machine to interrelated. 2, we recommend the use of timequest to do the timing constraints, it may benefit, timing constraints on you and your design before making comparison analysis, timing analysis, constraint to you first do the analysis, and tell you how much you have to do and not do (for the constrained path how much do you require), which has not been done (ignored timing requirements). 3, the clock constraints, we should focus on two phenomena. The first is to introduce logic to the clock path as little as possible, otherwise it could cause skew between the clock and the clock. The other is a clock that needs data to be collected up and down. Theres a lot of attention to clock constraints, or your circuit doesnt know where to fly. 4, one of the most important constraints, do not be bound. The downside of a bunch of constraints, increased compile time, excessive use of resources, leads to other timing problems. If you own some constraints not assured, or that there may be a slight difference between the device and the device, you can make some allowance to the constraint, but the constraint is absolutely intolerable. 5, the role of IP is to accomplish a specific function, so we dont need to know how it works. As a IP, the most important thing is the interface, because you need to know how to work it, not how it works. So when you look at the document, the main thing is to see the interface signal, and to understand the function of all the signals. For example, NiosII CPU, as a larger module, uses the Avalon MM peer to peer interface, which differs from the regular PCI interface in that it can support simultaneous multi line control. Because it does not have the concept of bus, no other communication can be carried out when the bus is occupied

您可能关注的文档

文档评论(0)

1亿VIP精品文档

相关文档