- 1、原创力文档(book118)网站文档一经付费(服务费),不意味着购买了该文档的版权,仅供个人/单位学习、研究之用,不得用于商业用途,未经授权,严禁复制、发行、汇编、翻译或者网络传播等,侵权必究。。
- 2、本站所有内容均由合作方或网友上传,本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺!文档内容仅供研究参考,付费前请自行鉴别。如您付费,意味着您自己接受本站规则且自行承担风险,本站不退款、不进行额外附加服务;查看《如何避免下载的几个坑》。如果您已付费下载过本站文档,您可以点击 这里二次下载。
- 3、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等,请点击“版权申诉”(推荐),也可以打举报电话:400-050-0827(电话支持时间:9:00-18:30)。
- 4、该文档为VIP文档,如果想要下载,成为VIP会员后,下载免费。
- 5、成为VIP后,下载本文档将扣除1次下载权益。下载后,不支持退款、换文档。如有疑问请联系我们。
- 6、成为VIP后,您将拥有八大权益,权益包括:VIP文档下载权益、阅读免打扰、文档格式转换、高级专利检索、专属身份标志、高级客服、多端互通、版权登记。
- 7、VIP文档为合作方或网友上传,每下载1次, 网站将根据用户上传文档的质量评分、类型等,对文档贡献者给予高额补贴、流量扶持。如果你也想贡献VIP文档。上传文档
查看更多
DDR3与DDR2的不同之处(DDR3 is different from DDR2)
DDR3与DDR2的不同之处(DDR3 is different from DDR2)
DDR3 is different from DDR2
1. Number of logical Bank
The DDR2 SDRAM has 4Bank and 8Bank designs designed to meet the needs of future large-capacity chips. DDR3 is likely to start at 2Gb, so the starting logic Bank is 8, and it is ready for the next 16 logical Bank.
2. Package (Packages)
DDR3 has added some new features, so it will increase in the pins, 8bit chip with 78 ball FBGA package, 16bit chip with 96 ball FBGA package, and DDR2 with 60/68/84 ball FBGA to encapsulate three specifications. And DDR3 must be green to contain any harmful substances.
3. Burst Length (BL, Burst Length)
Because DDR3 prefetching is 8 bit, so sudden transfer cycle (BL, Burst Length) is also fixed of 8, for DDR2 and early DDR architecture system, BL = 4 also is commonly used, DDR3 4 - bit for this added a Burst Chop (sudden mutation) model, which consists of a BL = 4 read operations with a write operation for synthesis of BL = 4 a BL = 8 data Burst transmission, will be able through A12 address line to control the emergency mode. It should also be noted that any interruption operation will be banned in DDR3 memory and will not be supported, instead, more flexible emergency transfer control (such as a 4bit order burst) will be replaced.
3. Timing (Timing)
Just as DDR2 changes from DDR to delayed cycle count, DDR3s CL cycle will also be higher than DDR2. DDR2s CL range is generally between 2 and 5, while DDR3 is between 5 and 11, and the design of additional delay (AL) changes. At DDR2, the range of AL is 0 to 4, while at DDR3, AL has three options: 0, cl-1 and cl-2 respectively. In addition, DDR3 adds a new sequential parameter, the write delay (CWD), which is determined based on the specific work frequency.
New features - Reset (Reset)
Reset is an important addition to DDR3, and a pin is prepared for this. DRAM has long demanded that this feature be added, and is now finally being implemented on DDR3. This pin will make the initialization of
您可能关注的文档
- 防溺水安全教育材料(Waterproof safety education material).doc
- 陈玉琴讲座对癌症的一些理解。(Chen yuqin's lecture on some understanding of cancer.).doc
- 除体内湿气的方子(Except for the damp in the body).doc
- 隔离变压器原理及应用(Principle and application of isolation transformer).doc
- 隔夜茶的妙用大全(Overnight tea is a great use of tea).doc
- 隔变压器(Isolation transformer).doc
- 赤壁方言小结(A small knot in chibi dialect).doc
- 非主流《泡妹女生必会的笑话经典收藏》-冷笑话大全(The non-mainstream bubble girl girl will laugh classic collection - cold joke big).doc
- 非ST段抬高性急性冠状动脉综合征2009(Non-st segment elevation acute coronary syndrome 2009).doc
- 非会计专业大龄考生注会一次过6门心得体会(The non-accounting major age candidates will experience six experiences in a single time).doc
- Delphi-DLL注入(Delphi - DLL injection).doc
- DIY面膜(DIY mask).doc
- dll注入(DLL injection).doc
- DOTA史诗级超难逻辑(The DOTA epic is extremely difficult to logic).doc
- Dnf第二季70级所有消耗品代码(Dnf second season 70 all consumable code).doc
- DOTA走势攻略(DOTA trend strategy).doc
- dow考试用(Dow examination with).doc
- DS1302(DS1302).doc
- dwr离子(DWR ion).doc
- D速度富(D speed rich).doc
最近下载
- 2025年吉林省珲春市辅警招聘考试题库及答案.docx
- Welcome unit Discovering Useful Structures 句子成分课件-2024-2025学年高一上学期英语人教版(2019)必修第一册.pptx VIP
- 护理实习生管理制度及安全教育.ppt VIP
- 小学英语句子成分基础篇.doc VIP
- 英语的句子成分.ppt VIP
- 小学英语语法课件-人称代词课件(全国通用版)(共90张PPT).pptx VIP
- 供热运行安全课件.pptx VIP
- 2024屋顶分布式光伏电站建设规范.docx VIP
- 2025年2月上海市高三联考高考调研英语试题(答案详解) .pdf VIP
- ccs软件与proteus联合仿真建立dsp虚拟实验系统.pdf VIP
文档评论(0)