- 1、本文档共18页,可阅读全部内容。
- 2、原创力文档(book118)网站文档一经付费(服务费),不意味着购买了该文档的版权,仅供个人/单位学习、研究之用,不得用于商业用途,未经授权,严禁复制、发行、汇编、翻译或者网络传播等,侵权必究。
- 3、本站所有内容均由合作方或网友上传,本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺!文档内容仅供研究参考,付费前请自行鉴别。如您付费,意味着您自己接受本站规则且自行承担风险,本站不退款、不进行额外附加服务;查看《如何避免下载的几个坑》。如果您已付费下载过本站文档,您可以点击 这里二次下载。
- 4、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等,请点击“版权申诉”(推荐),也可以打举报电话:400-050-0827(电话支持时间:9:00-18:30)。
查看更多
基于FPGA的自动打铃系统的设计与实现
自动打铃系统设计说明书
学 生 姓 名: 罗 衡
学 号:14092500060
专 业 班 级:电子09-2BF
报告提交日期:2011-11-28
湖 南 理 工 学 院 物 电 学 院
目 录
一、题目及要求简介··············································· 1
设计题目···················································· 1
2.总体要求简介················································ 1
二、设计方案说明················································· 1
三、各部分功能介绍及程序······································· 2
1.系统框图···················································· 2
2.选择的FPGA芯片及配置······································· 2
3.各模块(元件)说明·········································· 2
四、仿真结果····················································· 4
1.计时进位···················································· 4
2.手动校时···················································· 5
3.六点整闹铃·················································· 5
五、说明·························································· 5
1.输入激励信号说明············································ 5
2.输出结果说明················································ 6
六、源程序························································ 6
1.顶层模块···················································· 6
模式控制子模块·············································· 7
计时及调整子模块············································ 8
闹铃及调整子模块············································ 10
显示子模块·················································· 11
七、参考文献····················································· 14
一、设计题目及要求简介
1.设计题目
基于FPGA的自动打铃系统的设计与实现
2.总体要求简介
(1)基本计时和显示功能
① 24小时制显示
② 动态扫描显示
③ 显示格式:88-88-88
(2)能设置当前时间(含时、分)
(3)能实现基本打铃功能,上午06:00起床铃,打铃5秒
设计方案说明
本系统采用自顶向下的模块化设计方法,将数字闹钟按照功能实现分为模式控制模块、计时及调整模块、闹铃及调整模块、显示模块。系统调整部分软件控制流程示意图如图2-1所示。
图2-1
各部分功能介绍及程序
1.系统框图
顶层电路主要由FPGA实现,输出信号接到八位数码管、LED指示灯及扬声器上,系统框图如图3-1所示。
图3-1
选择的FPGA芯片及配置
本系统选择ACEX1K系列的EP1K10TC100-3芯片,由于FPGA器件是基于SRAM结构的,具有易失性,在此采用被动串行配置(PS)方式,由外部的计算机控制配置过程,使用USB-Blaster下载电缆下载程序。
3.各模块(元件)说明
3.1 顶层文件端口说明
module alarmclock(clk,clk_1k,mode,change,turn,sel,decodeout,alert,
LD_alert,LD_hour,LD_min);
input clk,clk_1k,mode,change,turn;
您可能关注的文档
- 垃圾填埋场渗滤液的特性和特征.doc
- 基于2407DSP的最小应用系统设计.doc
- 在WindowsServer2008中配置终端服务网络负载平衡的循序渐进指南.docx
- 型腔的数控加工工艺.docx
- 基于51系列单片机控制步进电机调速实验(自动保存的).doc
- 城市河道处理技术.doc
- 培优冲刺13---几何模型及应用教师版2.doc
- 基于51系列单片机控制步进电机调速实验.doc
- 基于51单片机和CPLD技术数字频率计的设计.doc
- 域网络构建教程域控制器中DHCPWINSDNS的安装和基本设置.doc
- 用友U8(V10.1)会计信息化应用教程 (王新玲)教学教案.doc
- 边做边学——Photoshop CS6图像制作案例教程(徐娴 顾彬)教学教案.doc
- 商务礼仪实务(第2版)(孙金明)教学教案.doc
- Premiere Pro CC实例教程(第4版)(孙玉珍 高森)教学教案.doc
- Flash CC实例教程(第4版)(魏三强) 教学教案.pdf
- ASP_NET网站开发项目化教程(龚赤兵)教学教案.doc
- Office_2010办公软件应用立体化教程(赖利君)教学教案.doc
- 会计信息化实务——用友ERP-U8 V10.1版(张芳丽)教学教案.doc
- 会计基础与实务(第2版)(程淮中)教学教案.doc
- 5.1降低化学反应活化能的酶(教学课件)- 高中生物学人教版(2019)必修一.pptx
文档评论(0)