lvds接口定义及原理知识（The LVDS interface definition and principle of knowledge）.docVIP

下载本文档

14
0
约1.57万字
约 11页
2017-08-17 发布于河南
举报
版权申诉

lvds接口定义及原理知识（The LVDS interface definition and principle of knowledge）.doc

1、原创力文档（book118）网站文档一经付费（服务费），不意味着购买了该文档的版权，仅供个人/单位学习、研究之用，不得用于商业用途，未经授权，严禁复制、发行、汇编、翻译或者网络传播等，侵权必究。。
2、本站所有内容均由合作方或网友上传，本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺！文档内容仅供研究参考，付费前请自行鉴别。如您付费，意味着您自己接受本站规则且自行承担风险，本站不退款、不进行额外附加服务；查看《如何避免下载的几个坑》。如果您已付费下载过本站文档，您可以点击这里二次下载。
3、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等，请点击“版权申诉”（推荐），也可以打举报电话：400-050-0827(电话支持时间：9:00-18:30)。
4、该文档为VIP文档，如果想要下载，成为VIP会员后，下载免费。
5、成为VIP后，下载本文档将扣除1次下载权益。下载后，不支持退款、换文档。如有疑问请联系我们。
6、成为VIP后，您将拥有八大权益，权益包括：VIP文档下载权益、阅读免打扰、文档格式转换、高级专利检索、专属身份标志、高级客服、多端互通、版权登记。
7、VIP文档为合作方或网友上传，每下载1次，网站将根据用户上传文档的质量评分、类型等，对文档贡献者给予高额补贴、流量扶持。如果你也想贡献VIP文档。上传文档

lvds接口定义及原理知识（The LVDS interface definition and principle of knowledge）

lvds接口定义及原理知识（The LVDS interface definition and principle of knowledge） LVDS interface definition Author: bechade update time: 2007-9-22 7:31:10 article entry: chfygl -------------------------------------------------------------------------------- 20PIN single 6 definition: 1: power 2: power 3: ground 4: ground 5:R0- 6:R0+ 7: ground 8:R1- 9:R1+ 10: ground 11:R2- 12:R2+ 13: ground 14:CLK-, 15:CLK+ 16 empty, 17 empty, 18 empty, 19 empty, 20 empty The resistance between each signal line is (digital table 120 or so) 20PIN double 6 definition: 1: power 2: power 3: Ground: ground 5:R0- 6:R0+ 7:R1- 8:R1+ 10:R2+ 9:R2- 11:CLK- 12:CLK+ 13:RO1- 14:RO1+ 15:RO2- 16:RO2+ 17:RO3- 18:RO3+ 19:CLK1- 20:CLK1+ The resistance between each signal line is (digital table 120 or so) 20PIN single 8 definition: 1: power 2: power 3: ground 4: ground 5:R0- 6:R0+ 7: ground 8:R1- 9:R1+ 10: ground 11:R2- 12:R2+ 13: ground 14:CLK-, 15:CLK+, 16:R3-, 17:R3+ The resistance between each signal line is (digital table 120 or so) 30PIN single 6 definition: 1: 2: 3: power supply: 4: 6: 5 empty empty empty empty 8:R0- 7: 9:R0+ 10: 11:R1- 12:R1+ 13: 14:R2- 15:R2+ 16: 17:CLK- 18:CLK+ 19: 20: 21: 22: - empty empty empty empty empty 23: 24: 25: 26: 27 empty empty 28: 29 30 empty empty empty empty The resistance between each signal line is (digital table 120 or so) 30PIN single 8 definition: 1: 2: 3: power supply: 4: 6: 5 empty empty empty empty 8:R0- 7: 9:R0+ 10: 11:R1- 12:R1+ 13: 14:R2- 15:R2+ 16: 17:CLK- 18:CLK+ 19: 20:R3- 21:R3+ 22: 23: 24: 25: empty empty empty empty empty 26: 27: 28 29 30 empty empty The resistance between each signal line is (digital table 120 or so) 30PIN double 6 definition: 1: 2: 3: power supply: 4 5:R0- 6:R0+ 7: 8:R1- 9:R1+ 10: 11:R2- 12:R2+ 13: 14:CLK- 15:CLK+ 16: 17:RS0- 18:RS0+ 19: 20:RS1- 21:RS1+ 22: 23:RS2- 25: 24:RS2+ 26:CLK2- 27:CLK2+ The resistance between each signal line is (digital table 120 or so) 30PIN double 8 definition: 1: 2: 3: power supply power supply: 4: 6: 5 empty