fpga ddr2读写控制器时序代码（FPGA DDR2 read and write timing controller code）.docVIP

下载本文档

6
0
约3.22千字
约 11页
2017-08-21 发布于河南
举报
版权申诉

fpga ddr2读写控制器时序代码（FPGA DDR2 read and write timing controller code）.doc

1、原创力文档（book118）网站文档一经付费（服务费），不意味着购买了该文档的版权，仅供个人/单位学习、研究之用，不得用于商业用途，未经授权，严禁复制、发行、汇编、翻译或者网络传播等，侵权必究。。
2、本站所有内容均由合作方或网友上传，本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺！文档内容仅供研究参考，付费前请自行鉴别。如您付费，意味着您自己接受本站规则且自行承担风险，本站不退款、不进行额外附加服务；查看《如何避免下载的几个坑》。如果您已付费下载过本站文档，您可以点击这里二次下载。
3、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等，请点击“版权申诉”（推荐），也可以打举报电话：400-050-0827(电话支持时间：9:00-18:30)。
4、该文档为VIP文档，如果想要下载，成为VIP会员后，下载免费。
5、成为VIP后，下载本文档将扣除1次下载权益。下载后，不支持退款、换文档。如有疑问请联系我们。
6、成为VIP后，您将拥有八大权益，权益包括：VIP文档下载权益、阅读免打扰、文档格式转换、高级专利检索、专属身份标志、高级客服、多端互通、版权登记。
7、VIP文档为合作方或网友上传，每下载1次，网站将根据用户上传文档的质量评分、类型等，对文档贡献者给予高额补贴、流量扶持。如果你也想贡献VIP文档。上传文档

fpga ddr2读写控制器时序代码（FPGA DDR2 read and write timing controller code）

fpga ddr2读写控制器时序代码（FPGA DDR2 read and write timing controller code） The following is a single data I write and write DDR examples, using the state machine to achieve, and has been verified. We can refer to! /*****************************************************************************/ The 16bytes / / Ram register write data DDR Always (@ posedge c3_clk0) Begin If (c3_rst0 c3_calib_done ||!) Begin C3_p0_wr_en=1b0; C3_p0_wr_mask=16d0; C3_p0_wr_data=128d0; Ddr_write_busy =1b0; C3_p0_cmd_en_w=1b0; C3_p0_cmd_instr_w=3d0; C3_p0_cmd_bl_w=6d0; C3_p0_cmd_byte_addr_w=30d0; Ddr_write_state=write_idle; End Else Begin Case (ddr_write_state) Write_idle: Begin C3_p0_wr_en=1b0; C3_p0_wr_mask=16d0; If (ddr_wr_req) / / if you write a DDR request Begin Ddr_write_busy=1b1; //ddr data write busy flag Ddr_write_state=write_fifo; C3_p0_wr_data=ddr_wdata_reg; / / to write DDR data End End Write_fifo: Begin If (c3_p0_wr_full!) such as P0 / / write the FIFO data with Begin C3_p0_wr_en=1b1; Ddr_write_state=write_data_done; End End Write_data_done: Begin C3_p0_wr_en=1b0; Ddr_write_state=write_cmd_start; End Write_cmd_start: Begin C3_p0_cmd_en_w=1b0; C3_p0_cmd_instr_w=3b010; //010 for write command C3_p0_cmd_bl_w=6d0; //burst length 1 128bit data C3_p0_cmd_byte_addr_w=c3_p0_cmd_byte_addr_w+16; Address / / 16 Ddr_write_state=write_cmd; End Write_cmd: Begin If (c3_p0_cmd_full!) / / if dissatisfied with the command FIFO Begin C3_p0_cmd_en_w=1b1; / / write enable command Ddr_write_state=write_done; End End Write_done: Begin C3_p0_cmd_en_w=1b0; Ddr_write_state=write_idle; Ddr_write_busy=1b0; End Default: Begin C3_p0_wr_en=1b0; C3_p0_cmd_en_w=1b0; C3_p0_cmd_instr_w=3d0; C3_p0_cmd_bl_w=6d0; Ddr_write_state=write_idle; End Endcase; End End Sigadsp published in 2013-4-23 20:26:25 | only see the author Here is a single DDR read examples of data, and has been verified. /*****************************************************************************/ Read //DDR data processing program Always (@ posedge c3_c