网站大量收购独家精品文档,联系QQ:2885784924

0.35um cmos工艺多频点输出锁相环电路设计 word格式.docx

0.35um cmos工艺多频点输出锁相环电路设计 word格式.docx

  1. 1、本文档共55页,可阅读全部内容。
  2. 2、原创力文档(book118)网站文档一经付费(服务费),不意味着购买了该文档的版权,仅供个人/单位学习、研究之用,不得用于商业用途,未经授权,严禁复制、发行、汇编、翻译或者网络传播等,侵权必究。
  3. 3、本站所有内容均由合作方或网友上传,本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺!文档内容仅供研究参考,付费前请自行鉴别。如您付费,意味着您自己接受本站规则且自行承担风险,本站不退款、不进行额外附加服务;查看《如何避免下载的几个坑》。如果您已付费下载过本站文档,您可以点击 这里二次下载
  4. 4、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等,请点击“版权申诉”(推荐),也可以打举报电话:400-050-0827(电话支持时间:9:00-18:30)。
查看更多
0.35um cmos工艺多频点输出锁相环电路设计 word格式

了流片和初步测试,达到了预期的目标。测试的结果表明:输出频点可达125MHz,VCO的调节范围是180M~437M,在240M工作频率的相位噪声是-111dBC/Hz@1MHz,功耗小于40mW。可应用于:手机, 数字电视,掌上电脑, 数字电视复位,全球定位系统,数码相机和数码相框。关键词:多频点,电荷泵锁相环,环形振荡器,鉴相器,低通滤波器.IIABSTRACTWiththedevelopmentoftheintegratedcircuittechnology, communicationsystemsandmicroprocessorsusuallyneeddifferentfrequenciesfordifferentfunctionalapplications.ThePLLcircuitplays averyimportantroleintheICsandon-chipsystems,isthemostchallenging areasoftheanalogintegratedcircuit design.Thisthesisusesafrequencysynthesizerwhichowesachargepump PLLwiththeadvantagesoflowpower,smalllockdifference,lowjitterandwidecapturerange.Frequencysynthesizerincludesaphasedetector,achargepump,alowpassfilterandasimpleringVCOtoachievelownoise, highgainandhighlinearityofthephase-lockedloop.Thisthesisuses0.35umCMOSprocesstosimulateanddothelayoutofthecircuits.Eachblockofthephase-lockedloopcircuithas been studiedindetails,andinaccordancewithapredeterminedmultiplefrequenciesoutputswhichdesignedtomeettheperformanceofthecircuitoftheloopparameterstominimizethenoise.Thedesignmethodofloop parametersisdifferentfromthemethodofsinglefrequencydesign,sothatneedtoanalysistheloopparametersofthedifferentfrequencies.And furthermoreneedtostudyitsoperationprinciple,mathematicalmodeland elementarycharacteristics.Thedifficultyofmulti-outputs design is theloopparameters,becauseofthedifferentfrequencies.ThedifferentdividerNofPLLwillaffectthedesignofloopparameters.Sousemeansquarevaluesandproveithasgoodnoiseintherangeofdemandedfrequenciesbytheevaluation.AnotherdifficultyofthethesisistodesignaVCOwithlownoiseand widefrequencyrange.Thisdesignusesanoriginalcurrentsourceand othermethodstodesignareasonableKVCOandgoodlinearity.ThevalueofKVCO is 100MHz/V.SimulatethecircuitbyHSPICE,furthermoremanufactureandtestIIIthe circuittoobtainthe resultsachievingthedesired objectives. Thetestresultsshows:theoutputfrequencycanreach250MHz, the outputfrequencyrangeofVCOis180M~437M,thephasenoiseofthecenterfrequency240MHZis-111dBc/Hz@1MHzanditspowerconsumptioni

文档评论(0)

peili2018 + 关注
实名认证
内容提供者

该用户很懒,什么也没介绍

1亿VIP精品文档

相关文档