第二讲:集成电路设计基础.pdf

  1. 1、本文档共88页,可阅读全部内容。
  2. 2、原创力文档(book118)网站文档一经付费(服务费),不意味着购买了该文档的版权,仅供个人/单位学习、研究之用,不得用于商业用途,未经授权,严禁复制、发行、汇编、翻译或者网络传播等,侵权必究。
  3. 3、本站所有内容均由合作方或网友上传,本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺!文档内容仅供研究参考,付费前请自行鉴别。如您付费,意味着您自己接受本站规则且自行承担风险,本站不退款、不进行额外附加服务;查看《如何避免下载的几个坑》。如果您已付费下载过本站文档,您可以点击 这里二次下载
  4. 4、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等,请点击“版权申诉”(推荐),也可以打举报电话:400-050-0827(电话支持时间:9:00-18:30)。
查看更多
第二讲:集成电路设计基础

200536 State Key Lab of ASIC Systems, Fudan University 1Full Custom 2Semi-Custom 3 (Programmable ) State Key Lab of ASIC Systems, Fudan University Full Custom Full Custom IC – – – – – “” State Key Lab of ASIC Systems, Fudan University State Key Lab of ASIC Systems, Fudan University Full Custom Full Custom – :T1T2T3T1T2 T3 – T1T2T3 T1T2 T1T2 – T1T2T3 – – – CMOS State Key Lab of ASIC Systems, Fudan University Full Custom Full Custom – IC – – IC – – – /IC State Key Lab of ASIC Systems, Fudan University Full Custom Full Custom State Key Lab of ASIC Systems, Fudan University 1Full Custom 2Semi-Custom 3 (Programmable ) State Key Lab of ASIC Systems, Fudan University IC Cell-Based IC IC Cell-Based IC CBIC cell-based IC ⎯ ⎯ ⎯Standard Cell Macro Core ALUA/D State Key Lab of ASIC Systems, Fudan University IC Cell-Based IC IC Cell-Based IC – A physical layout – A behavioral model – A Verilog/VHDL model – A detailed timing model – A test strategy – A circuit schematic – A cell icon – A wire-load model – A routing model State Key Lab of ASIC Systems, Fudan University State Key Lab of ASIC Systems, Fudan University IC Cell-Based IC IC Cell-Based IC – : – standard size transistors – double size transistors – quadruple size transistors – so to achieve high circuit speed and

文档评论(0)

linsspace + 关注
实名认证
内容提供者

该用户很懒,什么也没介绍

1亿VIP精品文档

相关文档