《高性能处理器体系结构》Data-Level Parallel Architecture数据并行体系结构.pptVIP

  • 16
  • 0
  • 约3.07万字
  • 约 87页
  • 2018-06-04 发布于福建
  • 举报

《高性能处理器体系结构》Data-Level Parallel Architecture数据并行体系结构.ppt

* * Intel MMX: Basics Most multimedia apps work on short integers Pack data into 64-bit words Bytes 8bits Words 16 bits Double words 32 bits Operate on packed data like short vectors (SIMD) * * MMX Extension MMX registers: 64-bit MM0 to MM7 shared with FP registers R0, R7, has side-effect on FPU state, only use for operands Four MMX data types: 64-bit / 32-bit access mode from memory to MMX registers SIMD techniques for arithmetic/logical operations on bytes, words, doublewords from/to 64-bit registers 0 63 Packed Byte 8x8 Packed Word 16x4 Packed Doubleword 32x2 Quadwor

文档评论(0)

1亿VIP精品文档

相关文档