无线通信模数转换器sh理论研究与-theoretical research and application of sh in wireless communication.docxVIP

下载本文档

2
0
约7.45万字
约 92页
2018-08-10 发布于上海
举报
版权申诉

无线通信模数转换器sh理论研究与-theoretical research and application of sh in wireless communication.docx

1、原创力文档（book118）网站文档一经付费（服务费），不意味着购买了该文档的版权，仅供个人/单位学习、研究之用，不得用于商业用途，未经授权，严禁复制、发行、汇编、翻译或者网络传播等，侵权必究。。
2、本站所有内容均由合作方或网友上传，本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺！文档内容仅供研究参考，付费前请自行鉴别。如您付费，意味着您自己接受本站规则且自行承担风险，本站不退款、不进行额外附加服务；查看《如何避免下载的几个坑》。如果您已付费下载过本站文档，您可以点击这里二次下载。
3、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等，请点击“版权申诉”（推荐），也可以打举报电话：400-050-0827(电话支持时间：9:00-18:30)。
4、该文档为VIP文档，如果想要下载，成为VIP会员后，下载免费。
5、成为VIP后，下载本文档将扣除1次下载权益。下载后，不支持退款、换文档。如有疑问请联系我们。
6、成为VIP后，您将拥有八大权益，权益包括：VIP文档下载权益、阅读免打扰、文档格式转换、高级专利检索、专属身份标志、高级客服、多端互通、版权登记。
7、VIP文档为合作方或网友上传，每下载1次，网站将根据用户上传文档的质量评分、类型等，对文档贡献者给予高额补贴、流量扶持。如果你也想贡献VIP文档。上传文档

无线通信模数转换器sh理论研究与-theoretical research and application of sh in wireless communication

PAGE PAGE VI ABSTRACT ABSTRACT The wireless communication and digital signal processing technology has rapidly been developing. As the connection between the analog and digital signals, the Analog to Digital Converter (ADC), is moved to the high-frequency side, so the requirements on the speed and accuracy of ADC are raised. In the ADC circuit, the Sample and Hold (S/H) module is one of the dominant factors to determine the speed and accuracy of ADC, so new development opportunities for high-speed, high-pricision ADC and wireless communications will be created by the research and innovation on the S/H circuit. In this thesis, stemming from S/H basic theory, the difficulties and related technical methods of achieving high-performance S/H circuit were researched and discussed from areas which are S/H circuit topology, sampling switch, common mode feedback and amplifier. At the same time, the S/H circuits that adopt gain boosted amplifier and three stages amplifier were designed, which will be applied for a pipelined 14Bit, 100MHz ADC and provide high-pricison and high-linearity sample signals for the pipelined configuration. According to characteristic of S/H circuit in time domain and frequency domain, the relationship between the S/H circuit topologys and setting up time was researched and the parameters of each module in the S/H circuit were deteminted. Simultaeously, no-ideal model of switch was drived and subsidiary circuits were adopted to enhance the performance of sampling switch. In the application of gate voltage bootstrap circuit dirving large size sampling switch, the attenuation associated with the input voltage was reduced by diminishing circuit branch at the gate node of the sample switch and increasing bootstrap capacitance. At the same time，the method to eliminate the step of common mode feedback voltage was proposed and the jitter of common mode voltage in the amplifier was suppressed. In order to design high-performance gain boosted