广东海洋大学电子信息工程专业英语数字电子技术II.ppt

广东海洋大学电子信息工程专业英语数字电子技术II.ppt

  1. 1、本文档共23页,可阅读全部内容。
  2. 2、原创力文档(book118)网站文档一经付费(服务费),不意味着购买了该文档的版权,仅供个人/单位学习、研究之用,不得用于商业用途,未经授权,严禁复制、发行、汇编、翻译或者网络传播等,侵权必究。
  3. 3、本站所有内容均由合作方或网友上传,本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺!文档内容仅供研究参考,付费前请自行鉴别。如您付费,意味着您自己接受本站规则且自行承担风险,本站不退款、不进行额外附加服务;查看《如何避免下载的几个坑》。如果您已付费下载过本站文档,您可以点击 这里二次下载
  4. 4、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等,请点击“版权申诉”(推荐),也可以打举报电话:400-050-0827(电话支持时间:9:00-18:30)。
查看更多
广东海洋大学电子信息工程专业英语数字电子技术II

Specific English for Electronic Information Engineering Teacher:张培珍 Guangdong Ocean University Lesson 7: Digital Electronic Technology(II) Index Pre-reading 7.1Flip-flop 7.1.1 RS Flip-flop 7.1.2 JK Flip-flop 7.1.3 T Flip-flop 7.1.4 Edge-triggered D Flip-flop 7.2 Register 7.3 counter * Pre-reading 1 2 3 what is a flip-flop? what is a register? What is a counter? Read the lesson, paying attention to the following questions. * Remind the Words and expressions Identical Latch Register Perform Available Simultaneously Inhibited Ripple Synchronous Arrangement Brief Flip-flop Consist of Edge-triggered Half-cycles Data-processing * 7.1 Flip-flop 7.1.1 RS flip-flop Consists of two identical RS latch circuit; * 7.1 Flip-flop * Function table of RS flip-flop The Q and ?Q output can only change state when CLK signal falls from a logic 1 to 0; * Words and expressions Flip-flop RS Flip-flop Edge-triggered Identical RS latch circuit Inverter CLK Logic 1 and logic 0 触发器 RS-触发器 边缘触发器 相同的 RS锁存器 反相器 时钟 逻辑1 和逻辑0 * 7.1.2 JK Flip-flop Q and ?Q outputs will only change state on the falling edge of CLK signal; The J and K inputs will control the function output state as: * Function table of JK flip-flop The Q and ?Q output can only change state when CLK signal falls from a logic 1 to 0; * 7.1.3 T Flip-flop if J and K inputs are held at logic 1,and CLK signal continues to change, Q and ?Q outputs will change state with falling edge of CLK signal. * 7.1.4 Edge –triggered D flip-flop when the clock input falls to logic 0, the outputs can change state; * Words and expressions JK flip-flop Falling edge Output state T flip-flop Typically Edge-triggered D flip-flop At the moment of JK触发器 下降沿 输出状态 T触发器 典型的 边缘触发 D触发器 当…的时候 * 7.2 Register Register is a group of flip-flop and capable of storing information; n-bit register has a group of n flip-flop and capable of storing any joinery information of n bits; * Register with four flip-flop The clock input triggers all flip-flops on the rising

文档评论(0)

beoes + 关注
实名认证
内容提供者

该用户很懒,什么也没介绍

1亿VIP精品文档

相关文档