- 1、本文档共89页,可阅读全部内容。
- 2、原创力文档(book118)网站文档一经付费(服务费),不意味着购买了该文档的版权,仅供个人/单位学习、研究之用,不得用于商业用途,未经授权,严禁复制、发行、汇编、翻译或者网络传播等,侵权必究。
- 3、本站所有内容均由合作方或网友上传,本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺!文档内容仅供研究参考,付费前请自行鉴别。如您付费,意味着您自己接受本站规则且自行承担风险,本站不退款、不进行额外附加服务;查看《如何避免下载的几个坑》。如果您已付费下载过本站文档,您可以点击 这里二次下载。
- 4、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等,请点击“版权申诉”(推荐),也可以打举报电话:400-050-0827(电话支持时间:9:00-18:30)。
- 5、该文档为VIP文档,如果想要下载,成为VIP会员后,下载免费。
- 6、成为VIP后,下载本文档将扣除1次下载权益。下载后,不支持退款、换文档。如有疑问请联系我们。
- 7、成为VIP后,您将拥有八大权益,权益包括:VIP文档下载权益、阅读免打扰、文档格式转换、高级专利检索、专属身份标志、高级客服、多端互通、版权登记。
- 8、VIP文档为合作方或网友上传,每下载1次, 网站将根据用户上传文档的质量评分、类型等,对文档贡献者给予高额补贴、流量扶持。如果你也想贡献VIP文档。上传文档
查看更多
基于SOPC的JPEG2000静止图像编码器设计信息与通信工程专业论文
Abstract
In the field of digital image compression, JPEG is the most popular standard. However, with the increasingly application of high-quality digital image, JPEG has been unable to meet the need of people. So, the Joint Photographic Experts Group developed a new generation of image compression standard – JPEG2000. Comparing with JPEG, JPEG2000 provides a better compression performance and more functions, which will make it mainstream in the future. However, with its complex coding process, JPEG2000 is seldom used in the embedded field, which limits the commercial application in some way.
With the rapid development of FPGA devices, the concept of system on a programmable chip (SOPC) came into being. SOPC integrates function modules which are often used in system designing such as processor, memorie, and I/O on single FPGA chip. Designers could use HDL languages to implement modules whose computation amount is large, and use software to implement modules whose control logic is complex, so as to truly realize the software/hardware co- design, greatly enhance the flexibility of the system and reduce the difficulty of development. Therefore, SOPC is a good choice of implementing JPEG2000 encoder in embedded system.
This dissertation first researched the principle of and coding processes of JPEG2000, carefully analysed the features of the key technology, such as pre- process, wavelet transform, entropy coding and code stream organization. Then proposed a VLSI architecture of two-dimensional discrete wavelet transform. The architecture uses pipeline and line-based technique, makes full use of the parallel characteristics of FPGA, and greatly reduces the transforming time and the amount of memory. At the clock frequency of 50MHz, the architecture could finish 4-level wavelet transform of a 8-bit greyscale picture with the size of 512 by 512 in 13.2ms, and the memory consumption is only 20KB, which can be met with the memory inside Mid-range FPGAs. Next, this dissertati
您可能关注的文档
- 基于SolidWorks的导视系统辅助设计软件开发-工业设计专业论文.docx
- 基于SolidWorks的板料成形仿真后置处理系统的开发-材料加工工程专业论文.docx
- 基于SolidWorks的机电仪器壳体类零件型腔参数化设计系统的开发-机械工程专业论文.docx
- 基于SolidWorks的板料成形快速仿真系统的研究和开发-材料加工工程专业论文.docx
- 基于SolidWorks的机构分析系统研究与开发-机械设计及理论专业论文.docx
- 基于SolidWorks的热电制冷箱设计与结构仿真-机械工程专业论文.docx
- 基于SolidWorks的精冲模CAD系统关键技术的分析-数字化材料成型专业论文.docx
- 基于SolidWorks的精冲模具工艺设计系统的研究-数字化材料成形专业论文.docx
- 基于Solidworks的电动执行器的虚拟设计-机械制造及其自动化专业论文.docx
- 基于Solidworks的精密级进模CAD系统工艺设计-机械制造及其自动化专业论文.docx
文档评论(0)