* * * * * * * * * * * * * * * * * * * Chapter 5 * Group Carry Lookahead Logic Figure 5-6 in the text shows the implementation of these equations for four bits. This could be extended to more than four bits; in practice, due to limited gate fan-in, such extension is not feasible. C4= G3 + P3G2 + P3P2G1+ P3P2P1G0 + P3P2P1P0 C0 Instead, the concept is extended another level by considering group generate (G0-3) and group propagate (P0-3) functions: Using these two equations: Thus, it is possible to have four 4-bit adders use one of the same carry lookahead circuit to speed up 16-bit additio
原创力文档

文档评论(0)