卫锅机顶合电源集成块.pptx

  1. 1、原创力文档(book118)网站文档一经付费(服务费),不意味着购买了该文档的版权,仅供个人/单位学习、研究之用,不得用于商业用途,未经授权,严禁复制、发行、汇编、翻译或者网络传播等,侵权必究。。
  2. 2、本站所有内容均由合作方或网友上传,本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺!文档内容仅供研究参考,付费前请自行鉴别。如您付费,意味着您自己接受本站规则且自行承担风险,本站不退款、不进行额外附加服务;查看《如何避免下载的几个坑》。如果您已付费下载过本站文档,您可以点击 这里二次下载
  3. 3、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等,请点击“版权申诉”(推荐),也可以打举报电话:400-050-0827(电话支持时间:9:00-18:30)。
查看更多
WEBENCH Hands-On Training;List of hands-on exercises ... 1/3;List of hands-on exercises ... 2/3;List of hands-on exercises ... 3/3;5;How to proceed;7;8;9;TPS40305 Schematic;11;12;Vin 6-7V, Vout 5V, Iout 1A, 30 C;Vin 10-14V, Vout 5V, Iout 5A, 30 C;15;Vout Vref;Summary of Vout cases;Case 1: Default Design From WEBENCH;Case 2: Vout = 1.3V;Case 3: Vout = 0.23V;Understand ringing switch-mode power supplies. Use schematic editor to add trace inductance on the source/drain of FET and test for ringing. Then try to reduce the overshoot magnitude by attaching a RC Snubber network (at the cost of losing some efficiency);No Stray Inductances;Vin=15V, F=165kHZ;With stray inductances on the source drain of M1, and source of M2. L7 L4=20nH to show the worst ringing performance;Ringing Due to Stray Inductance;Ringing overshoot (OS=83%);Add Snubber branch;Ringing reduction with Snubber branch;OS comparison before and after compensation OS% from 83% reduced to 20%;Mathematical Equations:;Design Example;Schematic editor can make dramatic changes to circuit. Use the capacitive divider to set the output voltage. In fact, the capacitive divider performs a dual task of filtering as well. Understand how to use schematic editor to create custom SMPS solutions. ;Capacitive Divider C10 =5uF , C11 =22uF ;Output voltage with capacitive divider;Capacitive Divider C10 =10uF , C11 =47uF ;Output voltage with capacitive divider;Capacitive Divider-without output cap C10 =10uF , C11 =47uF ;Output voltage with capacitive divider;LM25011-with internal compensation Capacitive Divider C7 =10uF , C6 =3.3uF ;Output voltage with capacitive divider;LM25011-with internal compensation Capacitive Divider-with no output cap C7 =10uF , C6 =3.3uF ;Output voltage with capacitive divider and no output cap;Understand the impact of Cout ESL on output ripple. Note the impact of higher Fsw and ESL on ripple as well. Understand how to use schematic editor to design analyze power supplies.;TPS25011 with no ESL

文档评论(0)

186****6410 + 关注
实名认证
内容提供者

该用户很懒,什么也没介绍

1亿VIP精品文档

相关文档