数字系统设计Digital System Design 课程介绍和预备知识.ppt

数字系统设计Digital System Design 课程介绍和预备知识.ppt

  1. 1、本文档共88页,可阅读全部内容。
  2. 2、原创力文档(book118)网站文档一经付费(服务费),不意味着购买了该文档的版权,仅供个人/单位学习、研究之用,不得用于商业用途,未经授权,严禁复制、发行、汇编、翻译或者网络传播等,侵权必究。
  3. 3、本站所有内容均由合作方或网友上传,本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺!文档内容仅供研究参考,付费前请自行鉴别。如您付费,意味着您自己接受本站规则且自行承担风险,本站不退款、不进行额外附加服务;查看《如何避免下载的几个坑》。如果您已付费下载过本站文档,您可以点击 这里二次下载
  4. 4、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等,请点击“版权申诉”(推荐),也可以打举报电话:400-050-0827(电话支持时间:9:00-18:30)。
查看更多
EE141 * EE141 * EE141 * EE141 * EE141 * EE141 * EE141 * EE141 * EE141 * EE141 * EE141 * EE141 * EE141 * EE141 * EE141 * EE141 * EE141 * EE141 * EE141 * TTL had a higher integration density than ECL Power – puts an upper limit on the number of gates that can be reliably integrated on a single die EE141 * EE141 * introduced in 1971 versus 8086 introduced in 1978 1 MHz clock rate 10 MHz clock rate 5volt VDD (?) 5volt VDD 10 micron (?) 3 micron 5K transistors (?) 29K transistors EE141 * EE141 * EE141 * EE141 * EE141 * EE141 * EE141 * EE141 * EE141 * EE141 * EE141 * EE141 * EE141 * EE141 * EE141 * EE141 * EE141 * EE141 * EE141 * EE141 * EE141 * EE141 * EE141 * EE141 * EE141 * EE141 * EE141 * EE141 * EE141 * EE141 * EE141 * EE141 * EE141 * EE141 * EE141 * EE141 * EE141 * * Spring 2016 ZDMC – Lec. #1 Transistor Revolution Transistor –Bardeen (Bell Labs) in 1947 Bipolar transistor – Schockley in 1949 First bipolar digital logic gate – Harris in 1956 First monolithic IC – Jack Kilby in 1959 First commercial IC logic gates – Fairchild 1960 TTL – 1962 into the 1990’s ECL – 1974 into the 1980’s * Spring 2016 ZDMC – Lec. #1 ENIAC - The first electronic computer (1946) * Spring 2016 ZDMC – Lec. #1 Intel 4004 Microprocessor 1971 * Spring 2016 ZDMC – Lec. #1 Package Types * Spring 2016 ZDMC – Lec. #1 Quick Introduction to CAD (1) CAD = Computer Aided Design What’s the point? Source: Keutzer, EE244 * Spring 2016 ZDMC – Lec. #1 Quick Introduction to CAD (2) CAD Tools Special Editors Data Processors Synplify Pro Xilinx Map PAR Tools ModelSim CAD Tool Flow The tools and the order in which they are applied to a given design * Spring 2016 ZDMC – Lec. #1 Quick Introduction to CAD (3) * Spring 2016 ZDMC – Lec. #1 assign Out = Q ^ In; always @ (posedge Clock) begin if (Reset) Q = 1’b0; else Q = In; end Quick Introduction to CAD (4) Placed and Routed Design Verilog Sketch on Napkin * Spri

文档评论(0)

xingyuxiaxiang + 关注
实名认证
内容提供者

该用户很懒,什么也没介绍

1亿VIP精品文档

相关文档