- 1、原创力文档(book118)网站文档一经付费(服务费),不意味着购买了该文档的版权,仅供个人/单位学习、研究之用,不得用于商业用途,未经授权,严禁复制、发行、汇编、翻译或者网络传播等,侵权必究。。
- 2、本站所有内容均由合作方或网友上传,本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺!文档内容仅供研究参考,付费前请自行鉴别。如您付费,意味着您自己接受本站规则且自行承担风险,本站不退款、不进行额外附加服务;查看《如何避免下载的几个坑》。如果您已付费下载过本站文档,您可以点击 这里二次下载。
- 3、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等,请点击“版权申诉”(推荐),也可以打举报电话:400-050-0827(电话支持时间:9:00-18:30)。
- 4、该文档为VIP文档,如果想要下载,成为VIP会员后,下载免费。
- 5、成为VIP后,下载本文档将扣除1次下载权益。下载后,不支持退款、换文档。如有疑问请联系我们。
- 6、成为VIP后,您将拥有八大权益,权益包括:VIP文档下载权益、阅读免打扰、文档格式转换、高级专利检索、专属身份标志、高级客服、多端互通、版权登记。
- 7、VIP文档为合作方或网友上传,每下载1次, 网站将根据用户上传文档的质量评分、类型等,对文档贡献者给予高额补贴、流量扶持。如果你也想贡献VIP文档。上传文档
查看更多
F P G A 林奎豹 甘健明 韦永昌 FPGA设计与应用 The FPGA overview 一、The development of FPGA 三、The FPGA design method 二、The basic principle of FPGA 四、The FPGA design process 五、Summarize and conclusion 一、The development of FPGA Programmable logic devices(PLD) Programmable logical array(PLA) Programmable array logic(PAL) Xilinx of FPGA Altera of CPLD early FPGA Xilinx of FPGA Altera of CPLD 二、 The basic principle of FPGA ◆Based on Look Up Table FPGA realizing the basic structure of logic and principle ◆The FPGA configuration applications ◆Based on the study of the product structure and logic FPGA realizing principle 二、 The basic principle of FPGA ◆Based on Look Up Table FPGA realizing the basic structure of logic and principle Look-up Table (Look Up two, LUT) is essentially a RAM. Currently in use 4 FPGA LUT input, so every LUT can be seen as a 4 address line 16 X1 RAM. When the user through the principle diagram or HDL language describes a logic circuit, the FPGA software development will be calculated the logic circuit of all possible results, and the results prior written RAM. So, each input signal is input on logic operation on a table, address, then the corresponding contents of address. Output 二、 The basic principle of FPGA ◆Based on the study of the product structure and logic FPGA realizing principle 三、The design method of FPGA The design large-scale FPGA usually choose top-down design method. The FPGA design method commonly used include top-down and bottom-up”. 四、The FPGA design process Step 1: design method for system on the basis of top-down. Step 2: input VHDL/Verilog HDL code. Step 3: put the code compiled into the standard of VHDL Verilog documents file, then the file will be put into HDL simulation software to proceed a functional simulation Step 4: optimize source code with a Synthesizer, and generating gate-level describing Nets list file Step 5: if the whole design beyond the macro components or elements of I/O unit,it can be divided into pieces
您可能关注的文档
最近下载
- 精神 信仰 力量 情感动——走进新时代课件 - 2024—2025学年湘艺版(2024)初中音乐七年级上册.pptx VIP
- 水务招聘考试真题及答案.doc VIP
- 油气作业安全操作.pptx VIP
- 煤矿防突细则培训课件.pptx VIP
- 风电机组电气元件讲解(原版).ppt VIP
- 2023年秋江苏开放大学大学英语(B)(2)过程性考核作业3(无作文).pdf VIP
- 《给动画添加背景》优教课件.ppt VIP
- 2024沪教版初中英语单词表汇总(七~九年级)中考复习必背 .pdf VIP
- 最新2024版《法典中华人民共和国职业规范大典》 .pdf VIP
- 人工智能设计伦理智慧树知到答案2024年浙江大学.docx VIP
文档评论(0)