资料.
资料.
资料.
资料.
基于数字电路电子秒表课程设计
摘要
电子秒表是一种用数字电路技术实现时、分、秒计时的装置,无机械装置.具有较长 的使用寿命,因此得到了广泛的使用。它从原理上讲是一种典型的数字电路,其中包括了组 合逻辑电路和时序电路。本次实验所做电子式秒表由信号发生系统和计时系统构成,并具有 清零,暂停功能。由于需要比较稳定的信号,所以信号发生系统555定时器与电阻和电容组 成的多谐振荡器构成,信号频率为100HZ。计时系统由计数器、译码器、显示器组成。计 数器由74 LS160构成,由十进制计数器组成了一百进制和六十进制计数器.釆用异步进位 方式。译玛器由74LS48构成,显示器由数码管构成。清零,暫停功能由RS触发器枸成防抖 动开关。具体过程为:由晶体震荡器产生100HZ脉冲信号先进入计数器,然后传入译码器, 将4位信号转化为数码管可显示的7位信号,结果以“分”、“秒”、“10臺秒”依次在 数码管显示出来。该秒表最大计时值为59分59.99秒,勺0毫秒”为一百进制计数器组 成,“分”和“秒”为六十进制计数器组成。
关键词:计时 精度计数器显示器
Abstract
Electronic stopwatch is the realization of a digital circuit technology.Jt can realize the hour, minute, second timer.lt does not have mechanical means and has a longer life, so it has been widely used. The principle is a typical digital circuit, which includes a combination logic circuit and a timing circuit. The experiments can be done by electronic stopwatch constituted by the signal system and timing system, and has cleared pause function. Due to the need of a more stable signal the signal generating system is constituted by the 555 Timer with the resistors and capacitors, and the signal frequency is 100Hz. Timing system contains the counter, decoder, display. Counter 74 LSI60 constituted by the decimal counter the decimal and sexagesimal counter, which uses asynchronous binary. The decoder from 74LS48 constitute display digital tube constitute Cleared, the pause function by the RS flip-flop. Its specific process: the 100Hz pulse signal generated by the crystal oscillator and first into the counter, and then the incoming decoder, a 4-bit signal is converted to 7-bit signal of the digital control can be displayed, the result by minute”,second**, ”10 millisecondsH turn on the digital display. The stopwatch timing is 59 minutes, 59.99 seconds, 10 milliseconds is the 150 binary counter, “minute and ”second” is the six decimal counter.
Keyword:Timing accuracy counter display
TOC \o 1-5 \h \z \o Current Document ―、设计任务与要求 2
\o Current Document 二、 方案设计与论证 2
\o Current Docu
原创力文档

文档评论(0)