空间科学与应用研究中心.pdfVIP

Assignment 4 1. Design an 8-bit up and down synchronous counter in VHDL with the following features: (1) The same ports are used for signals to be inputted and outputted. The ports are bi-directionally buffered (three-s e). (2) The counter is with an as