- 2
- 0
- 约3.81万字
- 约 26页
- 2023-10-09 发布于北京
- 举报
Integrated
Circuit ICS9169-01
Systems, .
Frequency Generator and Integrated Buffers for In Pentium
TM
and Pentium Pro μμPs
General Description Features
The ICS9169-01 generates all clocks required for high speed • Generates four processor, six bus, three 14.318 MHz
RISC or CISC microprocessor systems such as 486, Pentium/ and one 48 MHz clock for ISA bus, audio, super I/O
Pentium Pro™, PowerPC™, etc. Four different reference and bus bridge devices
frequency multiplying factors are externally selectable with • Supports the In MARS chip set
smooth frequency transitions. These multiplying factors can • Synchronous clocks skew matched to 250ps window on
be customized for specific applications. A test mode is provided PCLKs and 500ps window on BCLKs
to drive all clocks directly. • Test clock mode eases system design
• Selectable multiplying ratios
High drive BCLK outputs typically provide greater than 1V/ • Custom configurations available
ns slew rate into 30pF loads. PCLK outputs typically provide • Output frequency ranges to 100 MHz (depending on
better than 1V/ns slew rate into 20pF loads while maintaining option)
50±5% duty cycle. The REF clock outputs typically provide • 3.0V - 5.5 V supply range
better than 0.5V/ns slew rates. • 28-pin SOIC and 28-pin SSOP (209-mil) packages
Applica
您可能关注的文档
最近下载
- 肝癌介入治疗.pdf VIP
- FTM-400XDR_中文使用说明书.pdf
- 2025年苏州健雄职业技术学院单招笔试职业技能考核试题库含答案解析.docx VIP
- (正式版)DB33∕T 1072-2019 《泡沫玻璃外墙外保温系统应用技术规程》.docx VIP
- 第一单元1 珍稀动物课件2026春湘美版美术三年级下册.pptx VIP
- 人教版六年级数学下册第二单元《百分数(二)——成数问题》专项练习(含答案).docx VIP
- DB61_T 1560.2-2022 公路钢结构梁桥制造安装与质量检验规范 第2部分:安装要求.docx VIP
- 03分布式光伏发电工程可行性研究设计导则.docx VIP
- 2026春统编版(五四制)(新教材)小学道德与法治三年级下册《一切靠劳动》课时练习及答案.docx VIP
- 宽QRS波群心动过速的鉴别诊断课件.ppt VIP
原创力文档

文档评论(0)