《嵌入式软件系统设计》processor pipeline 教学课件.pptx

《嵌入式软件系统设计》processor pipeline 教学课件.pptx

1EmbeddedSystemArchitecture

lecture09

--Processor(1)_stages

2ContentsOperationfieldStorageandaccessOperationsTop-viewandblockdiagramVerilogforstages

DesigntargetRISCCPUDatapath16bDatamemory28X16bOperationmemory:28X16bSizeofoperationset:25Generalregister8X16bFlagsNF,ZF,

文档评论(0)

1亿VIP精品文档

相关文档