逻辑分析仪de设计毕业论文1闸.docVIP

  • 3
  • 0
  • 约2.14万字
  • 约 47页
  • 2017-10-07 发布于湖北
  • 举报
逻辑分析仪de设计毕业论文1闸.doc

摘 要 逻辑分析仪是一种分析数字化设备的测试仪器,主要用于分析数字系统的逻辑关系,有效地解决越来越复杂的数字系统的检测和故障诊断问题。随着电子技术的迅猛发展,计算机的广泛应用,基于PC的虚拟仪器也将是测试仪器领域的一大发展趋势。USB通用串行总线是一种主流的标准计算机接口。USB接口具有即插即用与热插拔的特性,它可使用户迅速方便地连接PC主机的各种接口设备。基于USB接口的逻辑分析仪充分利用计算机的强大功能,大大突破了传统仪器仪表在数据传送、处理、显示和存储等方面的限制,在性能方面得到了极大的提高。因此研究基于USB接口的虚拟逻辑分析仪具有一定的经济效益和现实意义。 本文主要介绍了基于USB接口的虚拟逻辑分析仪的实现原理和过程。采用现场可编程器件FPGA,设计基于USB的虚拟逻辑分析仪,首先进行了方案的论证与选取,而后进行软件和硬件设计。硬件设计主要是外围电路设计,包括电源电路、复位电路、时钟电路、配置电路、USB接口电路等。软件设计主要是利用Verilog HDL语言编程而后用QuartusⅡ软件进行波形仿真等。 关键词: 逻辑分析仪; USB; FPGA; Abstract Logic analyzer is a kind of test instrument to analyse the digital devices, is usually used to analyse the logic relationship of the digital system. It can solve the detection and fault diagnosis of the digital system effectively. With the rapid development of electronics, the widely used of the PC, the virtual instrument based on PC will be a major development trend in the test instrument. USB is a mainstream standard computer interface. The USB interface has many features, such as plug and play, hot swap. It allows users to quickly and easily connecting a variety of interface devices of PC. The logic analyzer based on USB makes full use of the computer to breakthrough the limitation of traditional instrumentation in transmission,processing, display and storage,has greatly improved in capability. Therefore,research the logic analyzer based on USB interface has great economic and practical significance. This paper describes the principles and processes of the logic analyzer based on USB. With the help of the Field-programmable devices-FPGA to design the logic analyzer based on USB, greatly simplifies the peripheral hardware circuit. The first first selection, the demonstration and scheme of software and hardware design. Hardware design mainly is the peripheral circuit design, including power supply circuit, reset circuit, clocking circuit and configuration circuit, USB interface circuit , etc. Software design is the main Verilog HDL language programming and then use QuartusⅡs

文档评论(0)

1亿VIP精品文档

相关文档