全数字锁相环中相位噪声dco设计.pdfVIP

  • 48
  • 0
  • 约9.46万字
  • 约 59页
  • 2015-12-23 发布于四川
  • 举报
全数字锁相环中相位噪声dco设计

Abstract Abstract All are usedinwireless digitalphase·lockedloops(ADPLLs),whichwidely the oflow and anddata haveadvantages noise,lowpowereasyintegration generationrecoverysystems phase withconventional oneofthevital blocksofthe compared phase-lockedloops(PLLs).As building ADPLL,the controlled an ro

文档评论(0)

1亿VIP精品文档

相关文档