计算机体系结构5课程.pptVIP

  • 3
  • 0
  • 约1.4万字
  • 约 62页
  • 2016-12-08 发布于江苏
  • 举报
Pipelined Processors Sima, Fountain and Kacsuk Chapter 5 CSE3304 Major Chapter Goals Basic Concepts Design Space of pipelines Overview of pipelined instruction processing Pipelined execution of integer and boolean instructions Pipelined processing of loads and stores Basic principles of pipelining Each task is subdivided into a number of successive tasks A pipeline stage is associated with each subtask Same time required for each stage Each stage outputs to the input of the next stage Pipeline is clocked synchronously. Implementation of pipeline Requires registers between stages Clocked by cl

文档评论(0)

1亿VIP精品文档

相关文档