- 1、原创力文档(book118)网站文档一经付费(服务费),不意味着购买了该文档的版权,仅供个人/单位学习、研究之用,不得用于商业用途,未经授权,严禁复制、发行、汇编、翻译或者网络传播等,侵权必究。。
- 2、本站所有内容均由合作方或网友上传,本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺!文档内容仅供研究参考,付费前请自行鉴别。如您付费,意味着您自己接受本站规则且自行承担风险,本站不退款、不进行额外附加服务;查看《如何避免下载的几个坑》。如果您已付费下载过本站文档,您可以点击 这里二次下载。
- 3、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等,请点击“版权申诉”(推荐),也可以打举报电话:400-050-0827(电话支持时间:9:00-18:30)。
- 4、该文档为VIP文档,如果想要下载,成为VIP会员后,下载免费。
- 5、成为VIP后,下载本文档将扣除1次下载权益。下载后,不支持退款、换文档。如有疑问请联系我们。
- 6、成为VIP后,您将拥有八大权益,权益包括:VIP文档下载权益、阅读免打扰、文档格式转换、高级专利检索、专属身份标志、高级客服、多端互通、版权登记。
- 7、VIP文档为合作方或网友上传,每下载1次, 网站将根据用户上传文档的质量评分、类型等,对文档贡献者给予高额补贴、流量扶持。如果你也想贡献VIP文档。上传文档
查看更多
Chapter 2 Instruction Sets review of computer - architecture taxonomy - assembly language different architectures: - ARM - SHARC 2.1 Introduction instruction sets programmers interface to the hardware key to analyzing the performance of programs get alternative ways to implement a particular function features of CPU characteristics ARM processor - personal digital assistants (PDAs), - video games, - telephones, - other systems SHARC - digital signal processor (DSP) Outlile brief introduction of some terminology about CPUs ARM processor SHARC 2.2.1 Computer Architecture Taxonomy von Neumann architectures a von Neumann machine - a computer whose memory holds both data and instructions computing system consists of a central processing unit (CPU) and a memory John von Neumann John von Neumann (1903--1957) 是這個世紀最傳奇的數學人物之一。 von Neumann computer, 1952 年落成 針對ENIAC,提出 - 用二進制數字 - 序列執行 (一個指令接著一個指令地執行,不是平行計算) - 程式與資料都儲存在電腦裡面 (因此需要設計記憶體) von Neumann architectures von Neumann architectures The CPU fetches the instruction from memory, decodes the instruction, and executes it CPU has several internal registers Registers: store values used internally von Neumann architectures program counter (PC): holds the address in memory of an instruction - point to next instruction in memory Harvard architectures a Harvard machine has separate memories for data and program program counter points to program memory, not data memory harder to write self-modifying programs provides higher performance for digital signal processing Harvard architectures Harvard architectures Processing signals in real time - large amounts of data flow through the CPU - data must be processed at precise intervals, not just when the CPU gets around to it. Harvard architectures streaming data: Data sets that arrive continuously and periodically two memories with separate ports - provides higher memory bandwidth - easier to move the data at the proper times DSP: Most o
您可能关注的文档
- icepaknonconformal培训讲义.ppt
- ICNDCatalyst Switch Operations培训讲义.ppt
- ICNDSLTCP IP Internet Layer培训讲义.ppt
- Iconic Memory 培训讲义.ppt
- ICNDSLExploring the Functions of Networking培训讲义.ppt
- IBM WebSphere Portal at the Heart of an Exceptional Web ExperiencePortal打造酷炫入口新体验培训讲义.ppt
- ICPMSQudrupolecontroller演示文件修改版.ppt
- ICT in Business Week 4培训讲义.ppt
- ICRP辐射防护体系的道德伦理基础培训讲义.ppt
- ICT in Business Week 培训讲义.ppt
最近下载
- 天津财经大学2024届毕业生就业质量报告.pdf VIP
- 部编人教版五年级数学上册《小数乘法(全章)》PPT教学课件.ppt VIP
- 数字集成电路部分课后习题chapter11ex.pdf VIP
- 安全通信与安全通信标准EN50159.pdf VIP
- 消防安全管理方案.docx VIP
- 锂电池储能系统技术协议.docx VIP
- 四年级数学下册《每日一练》全52套.pdf VIP
- 2025年福建厦门海关口岸门诊部招聘检验检测岗8人笔试附带答案详解.docx VIP
- 部编版语文四年级上册全册教案.pdf VIP
- DB37_T 4614.2-2023 “爱山东”政务服务平台移动端 第2部分:运营管理规范.docx VIP
文档评论(0)