MSP430F5419AIPZR,MSP430F5419AIZQWR,MSP430F5418AIPNR,MSP430F5419AIZQWT,规格书,Datasheet 资料.pdf

MSP430F5419AIPZR,MSP430F5419AIZQWR,MSP430F5418AIPNR,MSP430F5419AIZQWT,规格书,Datasheet 资料.pdf

  1. 1、原创力文档(book118)网站文档一经付费(服务费),不意味着购买了该文档的版权,仅供个人/单位学习、研究之用,不得用于商业用途,未经授权,严禁复制、发行、汇编、翻译或者网络传播等,侵权必究。。
  2. 2、本站所有内容均由合作方或网友上传,本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺!文档内容仅供研究参考,付费前请自行鉴别。如您付费,意味着您自己接受本站规则且自行承担风险,本站不退款、不进行额外附加服务;查看《如何避免下载的几个坑》。如果您已付费下载过本站文档,您可以点击 这里二次下载
  3. 3、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等,请点击“版权申诉”(推荐),也可以打举报电话:400-050-0827(电话支持时间:9:00-18:30)。
查看更多
MSP430F5419AIPZR,MSP430F5419AIZQWR,MSP430F5418AIPNR,MSP430F5419AIZQWT,规格书,Datasheet 资料

MSP430F543xA, MSP430F541xA SLAS655B –JANUARY 2010–REVISED OCTOBER 2010 MIXED SIGNAL MICROCONTROLLER 1FEATURES ? Low Supply Voltage Range: 1.8 V to 3.6 V ? Unified Clock System ? Ultralow Power Consumption – FLL Control Loop for Frequency Stabilization– Active Mode (AM): All System Clocks Active – Low-Power/Low-Frequency Internal Clock 230 μA/MHz at 8 MHz, 3.0 V, Flash Program Source (VLO) Execution (Typical) – Low-Frequency Trimmed Internal Reference 110 μA/MHz at 8 MHz, 3.0 V, RAM Program Source (REFO) Execution (Typical) – 32-kHz Crystals – Standby Mode (LPM3): – High-Frequency Crystals up to 32 MHz Real-Time Clock With Crystal , Watchdog, ? 16-Bit Timer TA0, Timer_A With Five and Supply Supervisor Operational, Full Capture/Compare Registers RAM Retention, Fast Wake-Up: ? 16-Bit Timer TA1, Timer_A With Three1.7 μA at 2.2 V, 2.1 μA at 3.0 V (Typical) Capture/Compare RegistersLow-Power Oscillator (VLO), General-Purpose Counter, Watchdog, and ? 16-Bit Timer TB0, Timer_B With Seven Supply Supervisor Operational, Full RAM Capture/Compare Shadow Registers Retention, Fast Wake-Up: ? Up to Four Universal Serial Communication 1.2 μA at 3.0 V (Typical) Interfaces – Off Mode (LPM4): – USCI_A0, USCI_A1, USCI_A2, and USCI_A3 Full RAM Retention, Supply Supervisor Each Supporting Operational, Fast Wake-Up: – Enhanced UART supporting 1.2 μA at 3.0 V (Typical) Auto-Baudrate Detection – Shutdown Mode (LPM4.5): – IrDA Encoder and Decoder 0.1 μA at 3.0 V (Typical) – Synchronous SPI ? Wake-Up From Standby Mode in Less Than – USCI_B0, USCI_B1, USCI_B2, and USCI_B3 5 μs Each Supporting ? 16-Bit RISC Architecture – I 2 C TM – Extended Memory – Synchronous SPI – Up to 25-MHz System Clock ? 12-Bit Analog-to-Digital (A/D) Converter ? Flexible Power Management System – Internal Reference – Fully Integrated LDO With Programmable – Sample-and-Hold Regulated Core Supply Voltage – Autoscan Feature – Supply Voltage Supervision, Monitoring, – 14 External Channels, 2 Internal Channelsand Brownout

文档评论(0)

l215322 + 关注
实名认证
内容提供者

该用户很懒,什么也没介绍

1亿VIP精品文档

相关文档