- 1、原创力文档(book118)网站文档一经付费(服务费),不意味着购买了该文档的版权,仅供个人/单位学习、研究之用,不得用于商业用途,未经授权,严禁复制、发行、汇编、翻译或者网络传播等,侵权必究。。
- 2、本站所有内容均由合作方或网友上传,本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺!文档内容仅供研究参考,付费前请自行鉴别。如您付费,意味着您自己接受本站规则且自行承担风险,本站不退款、不进行额外附加服务;查看《如何避免下载的几个坑》。如果您已付费下载过本站文档,您可以点击 这里二次下载。
- 3、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等,请点击“版权申诉”(推荐),也可以打举报电话:400-050-0827(电话支持时间:9:00-18:30)。
- 4、该文档为VIP文档,如果想要下载,成为VIP会员后,下载免费。
- 5、成为VIP后,下载本文档将扣除1次下载权益。下载后,不支持退款、换文档。如有疑问请联系我们。
- 6、成为VIP后,您将拥有八大权益,权益包括:VIP文档下载权益、阅读免打扰、文档格式转换、高级专利检索、专属身份标志、高级客服、多端互通、版权登记。
- 7、VIP文档为合作方或网友上传,每下载1次, 网站将根据用户上传文档的质量评分、类型等,对文档贡献者给予高额补贴、流量扶持。如果你也想贡献VIP文档。上传文档
查看更多
NC7SV00P5X, 规格书,Datasheet 资料
November 2010
? 2002 Fairchild Semiconductor Corporation
NC7SV00 ? Rev. 1.0.3
N
C
7SV00 —
TinyLogic
? U
LP-A
2-Input N
A
N
D
G
ate
NC7SV00
TinyLogic? ULP-A 2-Input NAND Gate
Features
0.9V to 3.6V VCC Supply Operation
3.6V Over-Voltage Tolerant I/Os at VCC from
0.9V to 3.6V
Extremely High Speed tPD
- 1.0ns: Typical for 2.7V to 3.6V VCC
- 1.2ns: Typical for 2.3V to 2.7V VCC
- 2.0ns: Typical for 1.65V to 1.95V VCC
- 3.2ns: Typical for 1.4V to 1.6V VCC
- 6.0ns: Typical for 1.1V to 1.3V VCC
- 13.0ns: Typical for 0.9V VCC
Power-Off High-Impedance Inputs and Outputs
High Static Drive (IOH/IOL)
- ±24mA at 3.00V VCC
- ±18mA at 2.30V VCC
- ±6mA at 1.65V VCC
- ±4mA at 1.4V VCC
- ±2mA at 1.1V VCC
- ±0.1mA at 0.9V VCC
Uses Proprietary Quiet Series? Noise/EMI
Reduction Circuitry
Ultra-Small MicroPak? Packages
Ultra-Low Dynamic Power
Description
The NC7SV00 is a single two-input NAND gate from
Fairchilds Ultra-Low Power (ULP-A) Series of
TinyLogic?. ULP-A is ideal for applications that require
extreme high speed, high drive, and low power. This
product is designed for a wide low-voltage operating
range (0.9V to 3.6V VCC) and applications that require
more drive and speed than the TinyLogic? ULP series,
but still offer best-in-class, low-power operation.
The NC7SV00 is uniquely designed for optimized power
and speed and is fabricated with an advanced CMOS
technology to achieve high-speed operation while
maintaining low CMOS power dissipation.
Ordering Information
Part Number Top Mark Package Packing Method
NC7SV00P5X V00 5-Lead SC70, EIAJ SC-88a, 1.25mm Wide 3000 Units on Tape Reel
NC7SV00L6X F5 6-Lead MicroPak?, 1.00mm Wide 5000 Units on Tape Reel
NC7SV00FHX F5 6-Lead, MicroPak2?, 1x1mm Body, .35mm Pitch 5000 Units on Tape Reel
TinyLogic? is a registered trademark of Fairchild Semiconductor Corporation.
MicroPak? and Quiet Series? are trademarks of Fairchild Semiconductor Corporation.
芯天下--/
? 2002 Fairchi
您可能关注的文档
- Microsoft DOS and command prompt.pdf
- Microsoft Word - vSphere Key Feature Comparison _vs MS and Citrix_08Jun2009.pdf
- Microfluidic fabrication of chitosan microfibers with controllable internals from tubular to peapod.pdf
- MicroStation 转PDF.pdf
- migas restaurant,三里屯绝色经典餐厅。.docx
- Microsoft Word - 幼儿英语童话剧.pdf
- MicroStation基本操作命令.pdf
- Milestone Catalogue XProtect Comparison chart CN 06092012.pdf
- midterm1Akey HKU PRINCIPLE OF ECONOMICS.pdf
- Millimagnitude Photometry for Transiting Extrasolar Planetary Candidates III Accurate Radiu.pdf
- mybatis3与spring4集成.pdf
- NE555DR PDF资料.pdf
- neat2009年冬季六级笔试.pdf
- Near-Term Detectability of Terrestrial Extrasolar Planets TEP Network Observations of CM Dr.pdf
- Necessity of Combining Mutually Incompatible Perspectives in the Construction of a Global V.pdf
- Negative specific heat in out-of-equilibrium nonextensive systems.pdf
- Nema_Twist_Lock_Receptacles.pdf
- NEO-5 u-blox 5 GPS Modules Data Sheet.pdf
- neccs2016年大学生英语竞赛C类(本科生)neccs初赛真题及试题答案详解.doc
- Nested Dynamic Actions - How to Solve the Fault Containment Problem in a Cooperative Action.pdf
原创力文档


文档评论(0)