- 1、原创力文档(book118)网站文档一经付费(服务费),不意味着购买了该文档的版权,仅供个人/单位学习、研究之用,不得用于商业用途,未经授权,严禁复制、发行、汇编、翻译或者网络传播等,侵权必究。。
- 2、本站所有内容均由合作方或网友上传,本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺!文档内容仅供研究参考,付费前请自行鉴别。如您付费,意味着您自己接受本站规则且自行承担风险,本站不退款、不进行额外附加服务;查看《如何避免下载的几个坑》。如果您已付费下载过本站文档,您可以点击 这里二次下载。
- 3、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等,请点击“版权申诉”(推荐),也可以打举报电话:400-050-0827(电话支持时间:9:00-18:30)。
- 4、该文档为VIP文档,如果想要下载,成为VIP会员后,下载免费。
- 5、成为VIP后,下载本文档将扣除1次下载权益。下载后,不支持退款、换文档。如有疑问请联系我们。
- 6、成为VIP后,您将拥有八大权益,权益包括:VIP文档下载权益、阅读免打扰、文档格式转换、高级专利检索、专属身份标志、高级客服、多端互通、版权登记。
- 7、VIP文档为合作方或网友上传,每下载1次, 网站将根据用户上传文档的质量评分、类型等,对文档贡献者给予高额补贴、流量扶持。如果你也想贡献VIP文档。上传文档
查看更多
NE555DR PDF资料
FEATURES
DESCRIPTION/ORDERING INFORMATION
1
2
3
4
8
7
6
5
GND
TRIG
OUT
RESET
V
CC
DISCH
THRES
CONT
3212019
910111213
4
5
6
7
8
18
17
16
15
14
NC
DISCH
NC
THRES
NC
NC
TRIG
NC
OUT
NC
N
C
G
N
D
N
C
C
O
N
T
N
C
V
C
C
N
C
N
C
R
E
S
E
T
N
C
NC – No internal connection
NA555...D OR P PACKAGE
NE555...D,P,PS,OR PW PACKAGE
SA555...D OR P PACKAGE
SE555...D,JG,OR P PACKAGE
(TOPVIEW)
SE555...FK PACKAGE
(TOPVIEW)
NA555, NE555, SA555, SE555
PRECISION TIMERS
SLFS022F–SEPTEMBER 1973–REVISED JUNE 2006
? Timing From Microseconds to Hours ? Adjustable Duty Cycle
? Astable or Monostable Operation ? TTL-Compatible Output Can Sink or Source
up to 200 mA
These devices are precision timing circuits capable of producing accurate time delays or oscillation. In the
time-delay or monostable mode of operation, the timed interval is controlled by a single external resistor and
capacitor network. In the astable mode of operation, the frequency and duty cycle can be controlled
independently with two external resistors and a single external capacitor.
The threshold and trigger levels normally are two-thirds and one-third, respectively, of V
CC
. These levels can be
altered by use of the control-voltage terminal. When the trigger input falls below the trigger level, the flip-flop is
set, and the output goes high. If the trigger input is above the trigger level and the threshold input is above the
threshold level, the flip-flop is reset and the output is low. The reset (RESET) input can override all other inputs
and can be used to initiate a new timing cycle. When RESET goes low, the flip-flop is reset, and the output goes
low. When the output is low, a low-impedance path is provided between discharge (DISCH) and ground.
The output circuit is capable of sinking or sourcing current up to 200 mA. Operation is specified for supplies of
5 V to 15 V. With a 5-V supply, output levels are compatible with TTL inputs.
Please be aware that an important notice concerning availability, standard warranty, and use
您可能关注的文档
- Microsoft DOS and command prompt.pdf
- Microsoft Word - vSphere Key Feature Comparison _vs MS and Citrix_08Jun2009.pdf
- Microfluidic fabrication of chitosan microfibers with controllable internals from tubular to peapod.pdf
- MicroStation 转PDF.pdf
- migas restaurant,三里屯绝色经典餐厅。.docx
- Microsoft Word - 幼儿英语童话剧.pdf
- MicroStation基本操作命令.pdf
- Milestone Catalogue XProtect Comparison chart CN 06092012.pdf
- midterm1Akey HKU PRINCIPLE OF ECONOMICS.pdf
- Millimagnitude Photometry for Transiting Extrasolar Planetary Candidates III Accurate Radiu.pdf
- neat2009年冬季六级笔试.pdf
- Near-Term Detectability of Terrestrial Extrasolar Planets TEP Network Observations of CM Dr.pdf
- Necessity of Combining Mutually Incompatible Perspectives in the Construction of a Global V.pdf
- Negative specific heat in out-of-equilibrium nonextensive systems.pdf
- Nema_Twist_Lock_Receptacles.pdf
- NEO-5 u-blox 5 GPS Modules Data Sheet.pdf
- neccs2016年大学生英语竞赛C类(本科生)neccs初赛真题及试题答案详解.doc
- Nested Dynamic Actions - How to Solve the Fault Containment Problem in a Cooperative Action.pdf
- NetSolve A network server for solving computational science problems.pdf
- Network of integrate-and-fire neurons using rank order coding a how to implement spike timi.pdf
原创力文档


文档评论(0)