网站大量收购独家精品文档,联系QQ:2885784924

第六章 采用中、大规模集成电路的逻辑设计(国外英文资料).doc

第六章 采用中、大规模集成电路的逻辑设计(国外英文资料).doc

  1. 1、本文档共24页,可阅读全部内容。
  2. 2、原创力文档(book118)网站文档一经付费(服务费),不意味着购买了该文档的版权,仅供个人/单位学习、研究之用,不得用于商业用途,未经授权,严禁复制、发行、汇编、翻译或者网络传播等,侵权必究。
  3. 3、本站所有内容均由合作方或网友上传,本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺!文档内容仅供研究参考,付费前请自行鉴别。如您付费,意味着您自己接受本站规则且自行承担风险,本站不退款、不进行额外附加服务;查看《如何避免下载的几个坑》。如果您已付费下载过本站文档,您可以点击 这里二次下载
  4. 4、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等,请点击“版权申诉”(推荐),也可以打举报电话:400-050-0827(电话支持时间:9:00-18:30)。
查看更多
第六章 采用中、大规模集成电路的逻辑设计(国外英文资料)

第六章 采用中、大规模集成电路的逻辑设计(国外英文资料) The logical design of the large-scale integrated circuit is adopted in chapter 6 Emphasis: on the basis of understanding the logic function of large scale integrated circuit, grasp the direction of modern logic design. Teaching difficulty: the concept of mode of a counter designed by a two-way shift register. The 6.1 binary parallel adder (four forward-carry adder 74283) The four leading advanced adders, 74283, which can increase the speed of operation, are introduced. For these integrated circuits, the main thing is to master its external functions to design other logical circuits. The internal logic circuit is generally understood only. The four forward-carry adder 74283 is the composite logic component of the medium scale integrated circuit. 74283 has fewer pins, the input ends with the number of addends and the addition of 8, and the other one from the low point is one. The output is five, four of which are the sum of the Numbers, and one is the incoming end of the high order. These two carry sides are available to extend the capacity. Function: the addition of binary number of the number of Addis and the addition, the arithmetic result is binary number, and also the code. Case 6.1 designed a four-digit addition/subtractor with four binary adder 74283. The signings in the logical sign differ from the input to the external circuit to the pins. Design thinking: when the two Numbers are added, the signals are added directly to the pins; Do subtraction when the subtrahend first along with the sign bit by bit complementation, at the same time, the carry from low end 1, namely to complement signal and then added to the pin addition subtraction translate into. Design method: the sum of each pin end before by one xor gate output end, the two input end of the xor gate one by one addend or reduction of the input signal, the other one after add, subtract control signal, low to carry end connected to the control. When the control side signal is

文档评论(0)

f8r9t5c + 关注
实名认证
内容提供者

该用户很懒,什么也没介绍

版权声明书
用户编号:8000054077000003

1亿VIP精品文档

相关文档