在PCB板的设计傍边抗ESD的方法与剖析(国外英语资料).docVIP

在PCB板的设计傍边抗ESD的方法与剖析(国外英语资料).doc

  1. 1、原创力文档(book118)网站文档一经付费(服务费),不意味着购买了该文档的版权,仅供个人/单位学习、研究之用,不得用于商业用途,未经授权,严禁复制、发行、汇编、翻译或者网络传播等,侵权必究。。
  2. 2、本站所有内容均由合作方或网友上传,本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺!文档内容仅供研究参考,付费前请自行鉴别。如您付费,意味着您自己接受本站规则且自行承担风险,本站不退款、不进行额外附加服务;查看《如何避免下载的几个坑》。如果您已付费下载过本站文档,您可以点击 这里二次下载
  3. 3、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等,请点击“版权申诉”(推荐),也可以打举报电话:400-050-0827(电话支持时间:9:00-18:30)。
  4. 4、该文档为VIP文档,如果想要下载,成为VIP会员后,下载免费。
  5. 5、成为VIP后,下载本文档将扣除1次下载权益。下载后,不支持退款、换文档。如有疑问请联系我们
  6. 6、成为VIP后,您将拥有八大权益,权益包括:VIP文档下载权益、阅读免打扰、文档格式转换、高级专利检索、专属身份标志、高级客服、多端互通、版权登记。
  7. 7、VIP文档为合作方或网友上传,每下载1次, 网站将根据用户上传文档的质量评分、类型等,对文档贡献者给予高额补贴、流量扶持。如果你也想贡献VIP文档。上传文档
查看更多
在PCB板的设计傍边抗ESD的方法与剖析(国外英语资料)

在PCB板的设计当中抗ESD的方法与分析(国外英语资料) This article is contributed by zhangxiao9925 Pdf documents may experience poor browsing on the WAP side. It is recommended that you first select TXT, or download the source file to the local view. The method and analysis of anti ESD in the design of PCB board From human, environment and even electronic equipment for electrostatic semiconductor chip precision will cause various injuries, such as through the internal components of thin insulating layer; a gate MOSFET lesion and CMOS components in the CMOS device; trigger lock; short PN junction reverse biased p-n junction is short; the bias; melting active devices in welding wire or wire. In order to eliminate the interference and damage of electrostatic discharge (ESD) to electronic equipment, a variety of technical measures should be taken to prevent it. Which is the latest hot spots of information: LTC1421CG-2.5 DP83955AV TLC5921DAP ALP029 chip UCC3585M DS3633N MAX6003EUR-T RC5036M-T MAX326CSE TMS320LC542PGE2-40 In the design of the PCB board, the anti ESD design of PCB can be realized through layering, proper layout, routing and installation. In the design process, the majority of the design changes can be limited to components only through prediction. By adjusting the layout and wiring of PCB, ESD can be well protected. Here are some common precautions. * as far as possible, the use of multilayer PCB, relative to the double-sided PCB, the ground plane and power plane, and closely spaced signal line ground distance, can reduce the common mode impedance and inductive coupling, so that the double-sided PCB 1/10 to 1/100. Signal each signal layer as close as possible to a power or ground layer. For the top and bottom surfaces, there are components, PCB with very short links, and many filling sites, which can be considered using inner lines. * for double sided PCB, a tightly interleaved power and ground grid are used. The power cord is close to the ground wire and connects as much as poss

文档评论(0)

f8r9t5c + 关注
实名认证
文档贡献者

该用户很懒,什么也没介绍

版权声明书
用户编号:8000054077000003

1亿VIP精品文档

相关文档