external memory dsp 中断向量表 arm–dsp integration.pptVIP

下载本文档

4
0
约2.02万字
约 37页
2017-09-06 发布于天津
举报
版权申诉

external memory dsp 中断向量表 arm–dsp integration.ppt

1、原创力文档（book118）网站文档一经付费（服务费），不意味着购买了该文档的版权，仅供个人/单位学习、研究之用，不得用于商业用途，未经授权，严禁复制、发行、汇编、翻译或者网络传播等，侵权必究。。
2、本站所有内容均由合作方或网友上传，本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺！文档内容仅供研究参考，付费前请自行鉴别。如您付费，意味着您自己接受本站规则且自行承担风险，本站不退款、不进行额外附加服务；查看《如何避免下载的几个坑》。如果您已付费下载过本站文档，您可以点击这里二次下载。
3、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等，请点击“版权申诉”（推荐），也可以打举报电话：400-050-0827(电话支持时间：9:00-18:30)。
4、该文档为VIP文档，如果想要下载，成为VIP会员后，下载免费。
5、成为VIP后，下载本文档将扣除1次下载权益。下载后，不支持退款、换文档。如有疑问请联系我们。
6、成为VIP后，您将拥有八大权益，权益包括：VIP文档下载权益、阅读免打扰、文档格式转换、高级专利检索、专属身份标志、高级客服、多端互通、版权登记。
7、VIP文档为合作方或网友上传，每下载1次，网站将根据用户上传文档的质量评分、类型等，对文档贡献者给予高额补贴、流量扶持。如果你也想贡献VIP文档。上传文档

external memory dsp 中断向量表 arm–dsp integration

达芬奇及EVM 板原理图介绍达芬奇＝DSP64X+ 内核＋ARM 9 内核 1.DSP核内部结构 32K L1 Program RAM/CACHE 80K L1 Data RAM/CACHE 64K L2 Unified Mapped RAM/CACHE 2.ARM9 内核 32 BIT ARM 指令、16 BIT Thumb 指令 16K 指令CACHE，8K 数据 CACHE 16K RAM，8K ROM DSP 和 ARM 均小端模式 3. 视频处理子系统：视频前端和视频后端先介绍下DSP 子系统 DSP子系统 DSP 内核为标准的TI的TMS320C64x+ 模块和 L1P, L1D, and L2 Features of the C6000： 1.Advanced VLIW CPU with eight functional units, including two multipliers and six arithmetic units 2. Instruction packing 3. Conditional execution of most instructions 4. Efficient code execution on independent functional units 5. 8/16/32-bit data support, providing efficient memory support for a variety of applications 6.40-bit arithmetic options add extra precision for vocoders and other computationally intensive applications 7. Saturation and normalization provide support for key arithmetic operations 8. Field manipulation and instruction extract, set, clear, and bit counting support a common operation found in control and data manipulation applications additional features of the C6000： 1. Each multiplier can perform two 16 ′ 16-bit or four 8 ′ 8-bit multiplies every clock cycle 2. Quad 8-bit and dual 16-bit instruction set extensions with data flow support 3. Support for nonaligned 32-bit (word) and 64-bit (double word) memory accesses 4.Special communication-specific instructions to address common operations in error-correcting codes 5. Bit count and rotate hardware extends support for bit-level algorithms 6. Compact instructions: common instructions (AND, ADD, LD, MPY) have 16-bit versions to reduce code size 7. Protected mode operation: a two-level system of privileged program execution to support higher capability operating systems and system features, such as memory protection 8. Exceptions support for error detection and program redirection to provide robust code execution 9. Hardw