单片机定时器及中断的使用(含原创完整精讲例程)(Single-chip microcomputer timer and interruptible use (including original and complete intensive routine)).docVIP

单片机定时器及中断的使用(含原创完整精讲例程)(Single-chip microcomputer timer and interruptible use (including original and complete intensive routine)).doc

  1. 1、本文档共18页,可阅读全部内容。
  2. 2、原创力文档(book118)网站文档一经付费(服务费),不意味着购买了该文档的版权,仅供个人/单位学习、研究之用,不得用于商业用途,未经授权,严禁复制、发行、汇编、翻译或者网络传播等,侵权必究。
  3. 3、本站所有内容均由合作方或网友上传,本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺!文档内容仅供研究参考,付费前请自行鉴别。如您付费,意味着您自己接受本站规则且自行承担风险,本站不退款、不进行额外附加服务;查看《如何避免下载的几个坑》。如果您已付费下载过本站文档,您可以点击 这里二次下载
  4. 4、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等,请点击“版权申诉”(推荐),也可以打举报电话:400-050-0827(电话支持时间:9:00-18:30)。
  5. 5、该文档为VIP文档,如果想要下载,成为VIP会员后,下载免费。
  6. 6、成为VIP后,下载本文档将扣除1次下载权益。下载后,不支持退款、换文档。如有疑问请联系我们
  7. 7、成为VIP后,您将拥有八大权益,权益包括:VIP文档下载权益、阅读免打扰、文档格式转换、高级专利检索、专属身份标志、高级客服、多端互通、版权登记。
  8. 8、VIP文档为合作方或网友上传,每下载1次, 网站将根据用户上传文档的质量评分、类型等,对文档贡献者给予高额补贴、流量扶持。如果你也想贡献VIP文档。上传文档
查看更多
单片机定时器及中断的使用(含原创完整精讲例程)(Single-chip microcomputer timer and interruptible use (including original and complete intensive routine))

单片机定时器及中断的使用(含原创完整精讲例程)(Single-chip microcomputer timer and interruptible use (including original and complete intensive routine)) STC89C52 timer/counter USES one, register 1. Data register TLx [1] THx  8 ch  dh  not addressing clear 0   reset Eight registers  high 8 bits of preserving count value. When the working principle of  count  from TL began to add 1 count  meter to TH carry  until after the expiration of the TH overflow  TF label Chi   CPU interrupt processing and then apply for interrupt. 2. The pattern choice TMOD register  89 h  not clear 0  addressing  reset Four is used to control the timer 1  high low 4 is used to control the timer 0  GATE - GATE control = 0  TC [2] the start-stop only controlled by the registers the TRx in TCON  = 1  TC rev. Stop by the level of external interrupt pin and the TRx in TCON common control. C/T - mode selection = 0   timer to internal machine cycle count  [3] = 1  counter  external input count  by Tx [4] pin input   Note   counting mode from sampling to count update need  2 machine cycle, a total of 24 clock cycles    accordingly Clock frequency of f MHz  supreme count of 1/2 f MHz frequency. M1M0 - method of job selection 0 = 00  way  13  TH all use  TL low five  1 = 01  way  16  TH  TL use  2 = 10  way  eight heavy load automatically timer  when overflow will TH deposit the value of the heavily into the TL  automatically 11 = 3  applies only to T0  way. The timer 0 is used as the double 8 bit TC. TL0 as an 8-bit TC  Control of the standard timer 0 control.  TH0 only as an 8-bit timer is controlled by a timer 1 of a control System. T1 stop counting. Note  in mode 2  overflow  after the CPU will automatically count the THx the values into TLx. Therefore  in timer Before the start of  in THx and TLx loaded initial value must be the same  to ensure the accuracy of the count. 3. Control register TCON  an addressable 88 h   reset 0  A symbol TF1 TR1 TF0 TR0 IE

您可能关注的文档

文档评论(0)

jgx3536 + 关注
实名认证
文档贡献者

该用户很懒,什么也没介绍

版权声明书
用户编号:6111134150000003

1亿VIP精品文档

相关文档