power device课件.ppt

  1. 1、本文档共65页,可阅读全部内容。
  2. 2、原创力文档(book118)网站文档一经付费(服务费),不意味着购买了该文档的版权,仅供个人/单位学习、研究之用,不得用于商业用途,未经授权,严禁复制、发行、汇编、翻译或者网络传播等,侵权必究。
  3. 3、本站所有内容均由合作方或网友上传,本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺!文档内容仅供研究参考,付费前请自行鉴别。如您付费,意味着您自己接受本站规则且自行承担风险,本站不退款、不进行额外附加服务;查看《如何避免下载的几个坑》。如果您已付费下载过本站文档,您可以点击 这里二次下载
  4. 4、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等,请点击“版权申诉”(推荐),也可以打举报电话:400-050-0827(电话支持时间:9:00-18:30)。
查看更多
power device课件

Power MOSFET design and technology;? Power devices : application fields ? Power MOS : structure and technology ? Technological Road-map HV and LV devices ;APPLICATION FIELDS OF POWER DEVICES;APPLICATION FIELDS FOR POWER DEVICES ;Frequency [Hz];POWER MOSFET STRUCTURE AND TECHNOLOGY;X ~ 600 mm;N+;N+;N+;N+;N+;N+;P+;Body (Boron) ionic implant Body diffusion;Source (As,P) ionic implant;Channel making (3);Contacts photolithography (mask and etch);Passivation;Back finishing process steps;Passivation (Nitride);N++;N++;3D PMOS structure ;PMOS layout (STW15NB50);PMOS : 2D simulation result in a single strip; PARASITIC ELEMENTS INSIDE POWERMOS STRUCTURE;D;D;G;G;D;POWER MOS CURRENT CAPABILITY;G;G;VGS VTH VDS 0;VDS [V];Drain current Vs Gate voltage;VDS [V];The PMOS structure has parasitic bipolar element inside.;Power MOS : OUTPUT resistance analysis (RDSon);D;Repy;Repy;Lc;Rc = ;Racc = ;Rj-fet = f( ) ;In the Low Voltage Power MOS (BVdss ≤100 V) You can decrease the Rdson with: strip high density VLSI process;BVDSS [ V ];Low Voltage PMOS: the VLSI technology;;;Power MOSFET SWITCHING;In a Power MOSFET, the switching time depends on:;RG;R’G;R”G;G;PARASITIC CAPACITORS (INSIDE THE STRUCTURE);D;G;G;G;G

文档评论(0)

dmdt5055 + 关注
实名认证
内容提供者

该用户很懒,什么也没介绍

1亿VIP精品文档

相关文档