- 1、本文档共13页,可阅读全部内容。
- 2、原创力文档(book118)网站文档一经付费(服务费),不意味着购买了该文档的版权,仅供个人/单位学习、研究之用,不得用于商业用途,未经授权,严禁复制、发行、汇编、翻译或者网络传播等,侵权必究。
- 3、本站所有内容均由合作方或网友上传,本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺!文档内容仅供研究参考,付费前请自行鉴别。如您付费,意味着您自己接受本站规则且自行承担风险,本站不退款、不进行额外附加服务;查看《如何避免下载的几个坑》。如果您已付费下载过本站文档,您可以点击 这里二次下载。
- 4、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等,请点击“版权申诉”(推荐),也可以打举报电话:400-050-0827(电话支持时间:9:00-18:30)。
- 5、该文档为VIP文档,如果想要下载,成为VIP会员后,下载免费。
- 6、成为VIP后,下载本文档将扣除1次下载权益。下载后,不支持退款、换文档。如有疑问请联系我们。
- 7、成为VIP后,您将拥有八大权益,权益包括:VIP文档下载权益、阅读免打扰、文档格式转换、高级专利检索、专属身份标志、高级客服、多端互通、版权登记。
- 8、VIP文档为合作方或网友上传,每下载1次, 网站将根据用户上传文档的质量评分、类型等,对文档贡献者给予高额补贴、流量扶持。如果你也想贡献VIP文档。上传文档
查看更多
pcb抗干扰设计原则(The design principle of anti jamming PCB)
pcb抗干扰设计原则(The design principle of anti jamming PCB)
Lets share some of the PCB anti interference design principles, and lets talk about or share some of the experience of drawing PCB boards. Thank you
Layout of power line:
1, according to the current size, as far as possible to broaden the lead wiring.
2. The direction of power line and ground wire should be consistent with the direction of data transmission.
3, in printed circuit board power input end connected on the 10~100 - F decoupling capacitor.
Two ground arrangement:
1 digital and analog separately.
2, grounding wire should be bold, less by 3 times the allowable current to the printed circuit board of the general target of 2~3mm.
3, the ground wire should be as far as possible the formation of dead loop circuit, this can reduce the earth wire potential difference.
Three decoupling capacitor configuration:
1 、 the input capacitor of the printed circuit board is connected with an electrolytic capacitor of 10~100 F, which is better if it is larger than 100 mu F.
2. Each chip is bridged with an 0.01~0.1 F ceramic capacitor between the Vcc and the GND. If space is not allowed, a 1~10 F tantalum capacitor can be configured for each 4~10 chip.
3 、 anti noise capability is weak, turn off current changes in large devices, as well as ROM, RAM, Vcc and GND should be indirect decoupling capacitors.
4, in the microcontroller reset end RESET, with 0.01 F decoupling capacitor.
5, the decoupling capacitor leads can not be too long, especially the high frequency bypass capacitor can not lead.
Four device configuration:
1, clock generator, crystal oscillator and CPU clock input should be close to and away from other low frequency devices.
2 、 small current circuit and high current circuit as far as possible from the logic circuit.
3. The position and direction of the printed board in the case shall ensure that the device with high heating capacity is located above.
Five the power line, AC line and signal line are separated
T
您可能关注的文档
- catia(CATIA).doc
- cad图纸要求(CAD drawings).doc
- cbr试验规程(CBR test procedures).doc
- cb(CB).doc
- ccfl背光源介绍(The CCFL backlight).doc
- ceac平面设计师考证之photoshop考试试题(CEAC graphic designer Photoshop test research).doc
- ccs船级符号(CCS classification symbol).doc
- ceo不要颠覆创始人的观点(CEO do not subvert the founder's view).doc
- cfg长螺旋钻机结构图(CFG long spiral drill structure).doc
- cgjy(经验材料).doc
文档评论(0)