网站大量收购独家精品文档,联系QQ:2885784924

锁存器、触发器、缓冲器的区别(The difference between latches, triggers, buffers).doc

锁存器、触发器、缓冲器的区别(The difference between latches, triggers, buffers).doc

  1. 1、本文档共13页,可阅读全部内容。
  2. 2、原创力文档(book118)网站文档一经付费(服务费),不意味着购买了该文档的版权,仅供个人/单位学习、研究之用,不得用于商业用途,未经授权,严禁复制、发行、汇编、翻译或者网络传播等,侵权必究。
  3. 3、本站所有内容均由合作方或网友上传,本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺!文档内容仅供研究参考,付费前请自行鉴别。如您付费,意味着您自己接受本站规则且自行承担风险,本站不退款、不进行额外附加服务;查看《如何避免下载的几个坑》。如果您已付费下载过本站文档,您可以点击 这里二次下载
  4. 4、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等,请点击“版权申诉”(推荐),也可以打举报电话:400-050-0827(电话支持时间:9:00-18:30)。
查看更多
锁存器、触发器、缓冲器的区别(The difference between latches, triggers, buffers)

锁存器、触发器、缓冲器的区别(The difference between latches, triggers, buffers) Latch Latch (latch) - sensitive to the pulse level and changing the state of the clock pulse The latch is a storage unit level trigger, data storage action depends on the input clock (or enable) signal level, only when the latch is enabled, the output will change with the input data. The latch is different from the trigger, it is not in the latched data when the signal output end of the change with the input signal, like signal through a buffer; once the latch signal from the latch function, then the data is locked and the input signal has no effect. A latch, also known as a transparent latch, means that the output is transparent to the input when it is not latched. Latch: most of what Ive heard is that it is triggered by level, huh?. The latch is a storage unit level trigger, data storage action depends on the input clock (or enable) signal level value, when the latch is enabled, the output will change with the input data. (simply, it has two inputs, which is an effective signal for EN, an input data signal DATA_IN, it has a Q output, its function is effective in EN when the value of the DATA_IN to Q, is also the latch process). Application: the data is valid and the clock signal is valid later. This means that the clock signal arrives first, followed by the data signal. In some arithmetic circuits, latches are sometimes used as data registers. Disadvantages: timing analysis is difficult. There are two reasons: 1 dont latch latch, easy to produce burr, and 2 latches in the ASIC design should be said than FF should be simple, but in FPGA resources, most devices have no latch this thing, so they need to form a latch with a logic gate and FF this is a waste of resources. Advantages: small area. The latch is faster than FF, so the address latch is appropriate, but must ensure the quality of the latch signal source all the latches are common in CPU design, so it is applied to make the CPU faster than the

文档评论(0)

f8r9t5c + 关注
实名认证
内容提供者

该用户很懒,什么也没介绍

版权声明书
用户编号:8000054077000003

1亿VIP精品文档

相关文档