vlsi architecture for 8-point ai-based arai dct having low area-time complexity and power at improved accuracyvlsi架构8u201c基于ai arai dct在时间复杂度低,在提高精度.pdfVIP

vlsi architecture for 8-point ai-based arai dct having low area-time complexity and power at improved accuracyvlsi架构8u201c基于ai arai dct在时间复杂度低,在提高精度.pdf

  1. 1、原创力文档(book118)网站文档一经付费(服务费),不意味着购买了该文档的版权,仅供个人/单位学习、研究之用,不得用于商业用途,未经授权,严禁复制、发行、汇编、翻译或者网络传播等,侵权必究。。
  2. 2、本站所有内容均由合作方或网友上传,本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺!文档内容仅供研究参考,付费前请自行鉴别。如您付费,意味着您自己接受本站规则且自行承担风险,本站不退款、不进行额外附加服务;查看《如何避免下载的几个坑》。如果您已付费下载过本站文档,您可以点击 这里二次下载
  3. 3、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等,请点击“版权申诉”(推荐),也可以打举报电话:400-050-0827(电话支持时间:9:00-18:30)。
  4. 4、该文档为VIP文档,如果想要下载,成为VIP会员后,下载免费。
  5. 5、成为VIP后,下载本文档将扣除1次下载权益。下载后,不支持退款、换文档。如有疑问请联系我们
  6. 6、成为VIP后,您将拥有八大权益,权益包括:VIP文档下载权益、阅读免打扰、文档格式转换、高级专利检索、专属身份标志、高级客服、多端互通、版权登记。
  7. 7、VIP文档为合作方或网友上传,每下载1次, 网站将根据用户上传文档的质量评分、类型等,对文档贡献者给予高额补贴、流量扶持。如果你也想贡献VIP文档。上传文档
查看更多
vlsi architecture for 8-point ai-based arai dct having low area-time complexity and power at improved accuracyvlsi架构8u201c基于ai arai dct在时间复杂度低,在提高精度

J. Low Power Electron. Appl. 2012, 2, 127-142; doi:10.3390/jlpea2020127 OPEN ACCESS Journal of Low Power Electronics and Applications ISSN 2079-9268 /journal/jlpea Article VLSI Architecture for 8-Point AI-based Arai DCT having Low Area-Time Complexity and Power at Improved Accuracy Amila Edirisuriya 1, Arjuna Madanayake 1,2,*, Vassil S. Dimitrov 2 , Renato J. Cintra 3 and Jithra Adikari 4 1 Department of Electrical and Computer Engineering, University of Akron, Akron, OH 44325, USA; E-Mail: aee12@ 2 Department of Electrical and Computer Engineering, University of Calgary, Calgary, AB T2N 1N4, Canada; E-Mail: dimitrov@asgard.vlsi.enel.ucalgary.ca 3 Department of Statistics, Federal University of Pernambuco, Recife, PE 50740-540, Brazil; E-Mail: rjdsc@ 4 Department of Electrical and Computer Engineering, University of Waterloo, ON N2L 3G1, Canada; E-Mail: jithra.adikari@ * Author to whom correspondence should be addressed; E-Mail: arjuna@; Tel.: +1-330-972-8461. Received: 31 December 2011; in revised form: 22 March 2012 / Accepted: 26 March 2012 / Published: 29 March 2012 Abstract: A low complexity digital VLSI architecture for the computation of an algebraic integer (AI) based 8-point Arai DCT algorithm is proposed. AI encoding schemes for exact representation of the Arai DCT transform based on a particularly sparse 2-D AI representation is reviewed, leading to

您可能关注的文档

文档评论(0)

118zhuanqian + 关注
实名认证
文档贡献者

该用户很懒,什么也没介绍

1亿VIP精品文档

相关文档