高速pcb设计规则总结及原因分析（Summarization and reason analysis of high speed PCB design rules）.docVIP

下载本文档

3
0
约1.21万字
约 12页
2017-09-13 发布于河南
举报
版权申诉

高速pcb设计规则总结及原因分析（Summarization and reason analysis of high speed PCB design rules）.doc

1、原创力文档（book118）网站文档一经付费（服务费），不意味着购买了该文档的版权，仅供个人/单位学习、研究之用，不得用于商业用途，未经授权，严禁复制、发行、汇编、翻译或者网络传播等，侵权必究。。
2、本站所有内容均由合作方或网友上传，本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺！文档内容仅供研究参考，付费前请自行鉴别。如您付费，意味着您自己接受本站规则且自行承担风险，本站不退款、不进行额外附加服务；查看《如何避免下载的几个坑》。如果您已付费下载过本站文档，您可以点击这里二次下载。
3、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等，请点击“版权申诉”（推荐），也可以打举报电话：400-050-0827(电话支持时间：9:00-18:30)。
4、该文档为VIP文档，如果想要下载，成为VIP会员后，下载免费。
5、成为VIP后，下载本文档将扣除1次下载权益。下载后，不支持退款、换文档。如有疑问请联系我们。
6、成为VIP后，您将拥有八大权益，权益包括：VIP文档下载权益、阅读免打扰、文档格式转换、高级专利检索、专属身份标志、高级客服、多端互通、版权登记。
7、VIP文档为合作方或网友上传，每下载1次，网站将根据用户上传文档的质量评分、类型等，对文档贡献者给予高额补贴、流量扶持。如果你也想贡献VIP文档。上传文档

高速pcb设计规则总结及原因分析（Summarization and reason analysis of high speed PCB design rules）

高速pcb设计规则总结及原因分析（Summarization and reason analysis of high speed PCB design rules） 1, PCB clock frequency more than 5MHZ or signal rise time is less than 5ns, generally need to use multi layer design. Reason: the design of signal circuit area can be well controlled. 2, the key for the metal wiring layer (clock line, bus interface, signal line, RF line, reset signal line, chip select signal lines and a variety of control signal line layer where) and adjacent complete, preferably between two planes. The reason: the key signal lines are usually strong radiation or extremely sensitive signal lines, and near ground plane wiring can reduce the area of the signal circuit, reduce the radiation intensity or improve the anti-interference ability. 3, for single board, the key signal line should be handled on both sides. Reason: both sides of the key signal packet, on the one hand, can reduce the area of the signal circuit, in addition to prevent crosstalk between the signal line and other signal lines. 4, for the double deck board, the key signal line has a large floor covering on the projection plane, or it can be punched with a single panel. Reason: the key signal is the same as that of the horizon. 5, in the multilayer panel, the power plane shall be 5H-20H (H as the distance between the power supply and the ground plane) relative to its adjacent ground plane. Reason: the power plane shrinks relative to its return ground plane, which can effectively suppress the edge radiation problem. 6 the projection plane of the wiring layer shall be in its reflow plane area. Reason: if the wiring layer is not in the projection region of the return plane layer, it will cause edge radiation problems and cause the area of the signal loop to increase, Which leads to differential mode radiation increasing. 7, multilayer board, single board TOP and BOTTOM layer as far as possible no more than 50MHZ signal line. Reason: it is better to run high frequency signals between two plane layers to sup