μcos-ii二级调度算法的硬件实现 hardware implementation of two-level scheduling algorithm ofμcos-ii.pdfVIP

μcos-ii二级调度算法的硬件实现 hardware implementation of two-level scheduling algorithm ofμcos-ii.pdf

  1. 1、原创力文档(book118)网站文档一经付费(服务费),不意味着购买了该文档的版权,仅供个人/单位学习、研究之用,不得用于商业用途,未经授权,严禁复制、发行、汇编、翻译或者网络传播等,侵权必究。。
  2. 2、本站所有内容均由合作方或网友上传,本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺!文档内容仅供研究参考,付费前请自行鉴别。如您付费,意味着您自己接受本站规则且自行承担风险,本站不退款、不进行额外附加服务;查看《如何避免下载的几个坑》。如果您已付费下载过本站文档,您可以点击 这里二次下载
  3. 3、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等,请点击“版权申诉”(推荐),也可以打举报电话:400-050-0827(电话支持时间:9:00-18:30)。
  4. 4、该文档为VIP文档,如果想要下载,成为VIP会员后,下载免费。
  5. 5、成为VIP后,下载本文档将扣除1次下载权益。下载后,不支持退款、换文档。如有疑问请联系我们
  6. 6、成为VIP后,您将拥有八大权益,权益包括:VIP文档下载权益、阅读免打扰、文档格式转换、高级专利检索、专属身份标志、高级客服、多端互通、版权登记。
  7. 7、VIP文档为合作方或网友上传,每下载1次, 网站将根据用户上传文档的质量评分、类型等,对文档贡献者给予高额补贴、流量扶持。如果你也想贡献VIP文档。上传文档
查看更多
μcos-ii二级调度算法的硬件实现 hardware implementation of two-level scheduling algorithm ofμcos-ii

Computer Engineering and Applications 计算机工程与应用 2016 ,52(12) 1 ⦾理论与研发⦾ μC/OS-II 二级调度算法的硬件实现 李 岩,崔浩鑫,杜永斌 LI Yan, CUI Haoxin, DU Yongbin 哈尔滨理工大学 计算机科学与技术学院,哈尔滨 150080 School of Computer Science and Technology, Harbin University of Science and Technology, Harbin 150080, China LI Yan, CUI Haoxin, DU Yongbin. Hardware implementation of two-level scheduling algorithm of μC/OS-II. Com- puter Engineering and Applications, 2016, 52 (12):1-4. Abstract :Aiming at the problem that μC/OS-II does not support round-robin scheduling of the same priority task, a two- level hybrid task scheduling strategy is proposed. In the first level, by putting the task priority as criterion for task scheduling, a preemptive scheduling of different priority task is implemented. And in the second level, adopting time slice circular scheduling strategy, round-robin scheduling of same priority task is implemented. The waiting list of tasks is designed by on-chip registers of FPGA and the ready list of tasks is designed by RAM of FPGA, and to implement time slice circular scheduling, hardware circuit for finding successor of task is designed. The system adopts VHDL, and is simulated by the software ISE 10.1. The simulation results show that the hardware implementation of the system is well-worked. Key words :real-time operating system; time slice circular scheduling; hardware task scheduler; Field Programmable Gate Array(FPGA ) 摘 要:针对μC/OS-II 不支持同优先级任务轮转调度的问题,提出了二级混合任务调度策略。第一级调度把任务优 先级高低作为任务调度的标准,实现不同优先级任务的抢占式调度;第二级采用时间片轮转策略,实现同优先级任务 的轮转调度。采用FPGA 片内的寄存器和RAM 实现了等待任务列表和就绪表,并设计了后继轮转任务查找电路实 现时间片轮转调度。整个设计采用VHDL ,通过ISE 10.1软件时序仿真验证。仿真结果证明,硬件实现行之有效。 关键词:实时操作系统;时间片轮转调度;硬件任务调度器;现场可编程门阵列 文献标志码:A 中图分类号:TP301.6 doi :10.3778/j.issn. 1002-8331.1407-0261 [6] 1 引言

您可能关注的文档

文档评论(0)

118zhuanqian + 关注
实名认证
文档贡献者

该用户很懒,什么也没介绍

1亿VIP精品文档

相关文档