网站大量收购独家精品文档,联系QQ:2885784924

数字设计基础双语教学版课件作者英BarryWilknson双语课件(第3章节).ppt

数字设计基础双语教学版课件作者英BarryWilknson双语课件(第3章节).ppt

  1. 1、本文档共38页,可阅读全部内容。
  2. 2、原创力文档(book118)网站文档一经付费(服务费),不意味着购买了该文档的版权,仅供个人/单位学习、研究之用,不得用于商业用途,未经授权,严禁复制、发行、汇编、翻译或者网络传播等,侵权必究。
  3. 3、本站所有内容均由合作方或网友上传,本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺!文档内容仅供研究参考,付费前请自行鉴别。如您付费,意味着您自己接受本站规则且自行承担风险,本站不退款、不进行额外附加服务;查看《如何避免下载的几个坑》。如果您已付费下载过本站文档,您可以点击 这里二次下载
  4. 4、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等,请点击“版权申诉”(推荐),也可以打举报电话:400-050-0827(电话支持时间:9:00-18:30)。
查看更多
3.4 MSI combinational logic devices (2)Applications Address decoder Exp8: Suppose the memory module address to be recognized is 010. D0 D1 D2 D3 D4 D5D6D7 S A2 A1A0 0 Y Multiplexer Y 0 1 0 0 1 0 1 To memory Then output Y is 0, which can be used to activate the memory module. Multiplexer can be used as an address decoder. 3.4 MSI combinational logic devices Logic function generator Apart from its principle function for selecting one data input to feed to a single output, the multiplexer can be used to implement a sum-of-product expression. If a data input is set to a 1 and the data input is selected by the combination of select input values, the Y output will be a 1. Hence by connecting each data input to either a 0 or a 1, depending upon whether the associated minterm is a part of the required function that Y output will implement. 3.4 MSI combinational logic devices Exp9: Implement the function F = ABC + ABC + ABC by using a 8-line-to-1-line multiplexer. D0 D1 D2 D3 D4 D5D6D7 S A2 A1A0 0 Y Multiplexer Y 0 1 ABC F Three data inputs D2, D4 and D7 are set to a 1, the remaining inputs are set to a 0. 3.4 MSI combinational logic devices 3. Arithmetic circuits (1)Addition Half adder The circuit which can add together two binary digits is called a half adder. It has two inputs A, B and two outputs Sum, Carry. Half adder truth table 3.4 MSI combinational logic devices Full adder The circuit which can add two binary digits together with a carry from a previous addition is called a full adder. Full adder has three inputs A, B Cin and two outputs Sum, Cout. Full adder truth table 3.4 MSI combinational logic devices Parallel adder When the carry output of each adder is connected to the carry input of the next higher-order adder, we can get a parallel adder. Let’s take a 4-bit parallel adder as an example: Circuit arrangement of a 4-bit parallel adder 3.4 MSI co

您可能关注的文档

文档评论(0)

带头大哥 + 关注
实名认证
内容提供者

该用户很懒,什么也没介绍

1亿VIP精品文档

相关文档