- 1、原创力文档(book118)网站文档一经付费(服务费),不意味着购买了该文档的版权,仅供个人/单位学习、研究之用,不得用于商业用途,未经授权,严禁复制、发行、汇编、翻译或者网络传播等,侵权必究。。
- 2、本站所有内容均由合作方或网友上传,本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺!文档内容仅供研究参考,付费前请自行鉴别。如您付费,意味着您自己接受本站规则且自行承担风险,本站不退款、不进行额外附加服务;查看《如何避免下载的几个坑》。如果您已付费下载过本站文档,您可以点击 这里二次下载。
- 3、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等,请点击“版权申诉”(推荐),也可以打举报电话:400-050-0827(电话支持时间:9:00-18:30)。
- 4、该文档为VIP文档,如果想要下载,成为VIP会员后,下载免费。
- 5、成为VIP后,下载本文档将扣除1次下载权益。下载后,不支持退款、换文档。如有疑问请联系我们。
- 6、成为VIP后,您将拥有八大权益,权益包括:VIP文档下载权益、阅读免打扰、文档格式转换、高级专利检索、专属身份标志、高级客服、多端互通、版权登记。
- 7、VIP文档为合作方或网友上传,每下载1次, 网站将根据用户上传文档的质量评分、类型等,对文档贡献者给予高额补贴、流量扶持。如果你也想贡献VIP文档。上传文档
查看更多
《原理复习》--学生复习版
Review of Computer Organization
A.Types:Fill*10,Choose*10, Explain*10,Short answer*25, Calculate*30,Design*15
B.Basic Concepts
1.Computer System
2.Two’s Complement Representation
3.Floating point number: ⑴General definition ⑵IEEE-754 standard notation
4.Arithmetic operation: ⑴Booth multiplication ⑵Floating-point Addition/Subtraction
5.Memory Hierarchy
⑴Read/Write operation ⑵Interconnection of RAM chips for Large Capacity
6.Instruction Set Architecture: ⑴Instruction Definition ⑵Instruction Set
⑶Instruction Set Characteristics ⑷Design Principles of Instruction Set
⑸Typical Instruction Set Virtual Machine ⑹Examples of Instruction Set
7.CPU: ⑴Functions ⑵Basic organization
⑶CPU control flow ⑷Microprogrammed control unit
⑸Hardwired control unit ⑹Instruction cycle
⑺Pipeline technique ⑻CPU control modes
8.System Bus ⑴ Bus Structures ⑵ Bus Characteristics
⑶ Bus Arbitrament ⑷ Bus Transaction
⑸ Bus Examples ⑹Instruction cycle
⑺Pipeline technique ⑻CPU control modes
9.Input/Output System
⑴ Definition ⑵ Interface Characteristics/Functions
⑶Organization OS functions in the Input/Output System
⑷Interrupt Mechanism
①Interrupt Source ②Interrupt Request
③Interrupt Response ④Interrupt Processing
Interrupt Interface
⑸DMA
①DMA mode ②DMA Controller
③DMA Operations ④DMA Sharing modes
Channel
①Channel Mode: ②Channel Functions
③Channel Program ④Channel Hierarchy
C.Explain the following terminology
1.Instruction Cycle:The processing performed by a CPU to execute a single instruction
2.Computer Iinstructions Set:A complete set of the operators of the instructions of a computer
together with a description of the types of meanings that can be attributed to their operands.
3.Interrupt handler:The processor responds by suspending ope
文档评论(0)